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Abstract
Investigation of Epitaxial Lift-off GaAs and Langmuir-Blodgett Films for 
Optoelectronic Device Applications
Epitaxial lift-off (ELO), a technique o f removing an epitaxially grown GaAs layer from its 
growth substrate by selective etching o f an AlAs sacrificial layer, is described for field- 
effect transisto r fabrication independent o f  the G aA s growth substrate. M etal 
Sem iconductor F ield-E ffect Transistors (M ESFETs) and H igh Electron M obility 
Transistors (HEM Ts) fabricated on silicon and sapphire substrates using ELO are 
investigated. A 0.1 pm  gate length depletion mode M ESFET made on silicon exhibited a 
unity current gain frequency ft = 34 GHz. Excellent device isolation with subpicoampere 
leakage currents is obtained. A high input impedance amplifier has been implemented on 
silicon substrate using ELO GaAs M ESFETs. The am plifier had an input RC time 
constant limited bandwidth o f 500 MHz.
Results o f investigation o f a novel source of cadmium and zinc diffusion for shallow p+-n 
junction fabrication in Ino.5 3 Gao.4 7 As/InP are also presented. Langmuir-Blodgett (LB) 
deposited monolayers of Cadmium and Zinc arachidate have been used as a source o f Cd 
and Zn dopants in InGaAs/InP. This new source provides precise control o f the dopant 
dose through the number o f LB film monolayers deposited and it is also a safer method of 
handling toxic Cd. The LB film can be patterned by lift-off for a patterned diffusion 
without a mask. Highly doped (Na= 2  -4 x lO1  ̂ cm '3 ), shallow (0.1-0.4 pm ) p+ -n 
junctions have been obtained. Junction fie ld-effect transistors(JFETs) and PIN 
photodetectors have been fabricated as a demonstration o f  the usefulness o f the technique. 
A PIN photodetector had a 100 pA dark current at -5 V DC bias and a bandwidth o f 2 
GHz.
A new technique for fabricating optoelectronic integrated circuit (OEIC) photoreceivers for 
1.3-1.55 pm  wavelength optical communication has also been proposed. The proposed 
OEIC uses ELO GaAs MESFETs and InGaAs/InP PIN photodetectors.
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CHAPTER 1
Introduction
Results o f investigation o f epitaxial lift-off GaAs and Langmuir-Blodgett thin films for 
optoelectronic device application are presented in this thesis. All the experimental work for 
this dissertation was done at N avesink Engineering and Research C enter o f Bell 
Com m unications Research (Bellcore), located in Red Bank, NJ. The lightw ave 
communication project described in the following chapters involved close cooperation of 
several members of technical staff o f Electronics Science and Technology Research 
Laboratory of Applied Research Area.
Lightwave communication technology is important for very high bandwidth transmission. 
Optical signals can propagate over a silica fiber with very low loss (< 0.5 dB/km) and 
dispersion between 1.3 - 1.6 pm. The signal attenuation is minimum at 1.55 pm  and the 
dispersion goes to zero at 1.3 pm  wavelength. W hile the signal transmission over the 
fibers is in lightwaves, the communication equipment at the transmitting and the receiving 
ends is still electronic, capable of processing only electrical signals. The need for electrical- 
to-optical and optical-to-electrical conversion has resulted  in the developm ent of 
optoelectronic transmitters and receivers. All o f the transmitters and receivers in use at 
present are made from hybrid integration of electronic and optical components. One has to 
rely on hybrid integration o f components because high speed transistors are made using 
GaAs or Si which cannot lase or detect light at 1.3-1.55 pm , the wavelength range 
coinciding with the lowest signal loss and dispersion in the silica optical fibers. The lasers 
and the photodetectors are made in InxG ai-xAsyPi-y/InP which can lase in the 1.3-1.55 pm 
wavelength range and also can exhibit high absorption in the same range. Energy band gap 
o fIn xG ai-xAsyPi-y/InP can easily be engineered by changing its composition.
The bandwidths of hybrid transmitters and receivers are limited by parasitics introduced by 
the interconnects used for integrating electronic and light emitting/detecting components. 
The hybrids are also expensive because o f high cost o f their assembly. For present day 
transmitters and receivers operating at several hundred megabits per second, the use of 
hybrid integration o f electronic and optical com ponents is perm issible. H ow ever, 
multigigabit per second telephone networks of the future will require the use o f monolithic 
optoelectronic components. This is the driving force behind much current interest in 
optoelectronic integrated circuits (OEIC).
1
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2
O EIC receivers in InG aA s/InP  have evolved from  ju s t one transisto r and one 
photodetector1 to small and medium scale integrated circuits over a period o f one decade 
from its inception. There is still much room  for improvement in the OEIC fabrication 
technology as well as in their performance because the state of the art OEICs have not 
achieved the bandwidths and the sensitivities predicted from theory or that obtained by 
hybrids. This thesis is an attem pt to close the gap between the two. It involves an 
unconventional approach for solving the problems with OEIC photoreceivers. The idea is a 
simple extension o f the principle behind the hybrid photoreceivers presently used but with 
an added advantage o f m onolithic integration. As discussed in the C hapter 4, the 
fabrication o f FETs in GaAs and photodetectors in InGaAs/InP would be an important 
achievement. It would enable manufacturers to take advantage of the mature m aterial and 
device technologies o f  GaA s and InG aA s/InP for transistors and photodetectors, 
respectively.
For the proposed OEIC, fabrication o f GaAs FETs independent of GaAs growth substrate 
is necessary. Chapter 2 is a detailed account o f the com prehensive and system atic 
investigation o f epitaxial lift-off (ELO) GaAs Metal Semiconductor Field-Effect Transistor 
(MESFET) and AlGaAs/GaAs High Electron M obility Field-Effect Transistor (HEMT) 
fabrication independent o f  GaAs substrate. It is the goal o f this study to investigate 
feasibility o f using ELO GaAs as an alternative to heteroepitaxy of GaAs on crystalline or 
noncrystalline substrates.
The use o f ELO GaAs requires that the new host be free o f surface roughness on a 
m icroscopic scale. As m entioned earlier, we are planning to use InG aA s/InP PIN 
photodetectors for OEIC. The conventional PIN photodetectors made by epitaxial growth 
are mesa type having nonplanar wafer surface at the end o f fabrication cycle. It is difficult 
to planarize such surface, especially for bonding ELO GaAs which requires almost m irror 
smooth surface. PIN photodetectors can be fabricated by local impurity diffusion or ion 
implantation of acceptors to avoid the mesa structure and the large leakage currents from the 
exposed p-n junction at the mesa edge. However, both o f these techniques have problems 
associated with them. Diffusion in a closed ampoule is popular but it cannot be used for 
large samples required for integrated circuit fabrication. Radiation induced damage to the 
semiconductor crystal lattice cannot be completely removed when ion implantation is used 
for introducing dopants. Unavailability of a satisfactory dopant source for m aking large 
area, highly doped p+-n junctions in InGaAs/InP was a reason for investigating Langmuir- 
Blodgett (LB) films. It is the purpose o f LB film  study to investigate feasibility o f using
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LB deposited cadmium arachidate and zinc arachidate m onolayers as dopant sources in 
InGaAs/InP. This new diffusion source, described in Chapter 3, can solve all o f  the above 
problem s without increasing the com plexity o f processing. PIN  photodetectors and 
junction field-effect transistors (JFETs) have been fabricated using Cd diffusion from the 
LB film. Electrical characteristics o f the photodetectors and the JFETs are also presented in 
Chapter 3.
The results o f ELO GaAs FETs and LB film diffusion source are summarized in Chapter 5. 
This chapter also contains conclusions and suggestions for future work.
To avoid repetition and maintain continuity o f the presentation, standard fabrication 
processes used during this investigation are described in the Appendix. These processes 
are n and p type ohmic contacts for GaAs, InGaAs and InP; Schottky contacts for n-GaAs; 
w et chem ical etching and ion beam  assisted e tch ing  o f G aA s, InG aA s/InP and 
AlGaAs/GaAs; reactive ion etching o f spin-on glass; plasm a etching o f silicon nitride; 
plasma enhanced chemical vapor deposition of silicon dioxide and nitride. These processes 
are simply referred at the point o f use without giving details as if the reader is conversant 
with i t  Any exceptions to the processes are mentioned explicitly.
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CHAPTER 2
Epitaxial Lift-off GaAs for Electronics
2.1 Introduction
A  novel technique o f GaAs MESFET and HEM T fabrication that is independent o f  growth 
substrate is described in this chpter along with their DC and RF characteristics. This new 
technique uses epitaxial lift-off (ELO) for removing the epitaxial layer structure o f GaAs 
M ESFET or HEM T from  its growth substrate. The new technique has been developed 
with a specific application in sight, i.e., integrability o f the FETs for m aking an integrated 
circuit (IC). The requirement o f integrability has forced a choice o f sim pler FET material 
structure accom panied with an unconventional fabrication process that guarantees 
reasonable DC and RF performance with uniformity of electrical characteristics over a large 
area.
This chapter is divided in six parts. Reasons for investigating ELO GaAs FET technology 
are given in section 2.1. Section 2.2 is an overview o f  GaAs FET technology from a 
device technologist's point o f  view. Previous work on ELO o f GaA s is review ed in 
section 2.3. Section 2.4 describes ELO GaAs M ESFET and A lG aA s/G aA s HEM T 
development, along with their DC and RF performance characteristics. A  statistical study 
o f DC param eter distribution across an ELO and on-wafer H EM T sam ples appears in 
section 2.5. Stability assessment o f ELO HEM T under continuous D C bias is presented in 
section 2.5.3. The ELO FET experiments are summarized in section 2.6.
The work on ELO GaAs FETs described in this chapter would not have been possible 
without collaborations with Dr. Catherine Caneau for Organom etallic Chem ical Vapor 
Deposition (OMCVD) growth o f GaAs and AlGaAs/GaAs epitaxial layers and that with 
Tom J. Gmitter for epitaxial lift-off o f GaAs.
Heteroepitaxial growth o f GaAs on silicon2  and InP3 substrates has been motivated by the 
possibility o f  combining the advantages o f  each o f these materials. However, material 
grown in this m anner has very high dislocation densities at the GaA s/Si and GaAs/InP 
interfaces due to a large lattice mismatch and requires a thick (~2-3 J im )  buffer layer to 
obtain device quality material. Also, stress resulting from a large difference in the thermal 
expansion coefficients o f GaAs, InP and silicon, leads to undesirable substrate bowing as 
the sample is cooled from the growth temperature. A new technique o f fabricating GaAs
4
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MESFETs on polished semiconductor or non-semiconductor substrates described in the 
following sections overcomes these problems.
Heteroepitaxy o f GaAs on silicon and InP requires direct growth on high dielectric constant 
semiconductor buffer layer to ensure single crystal GaAs growth. Buffer layer resistivity 
in excess o f  106  Q-cm is required for good device isolation. It is difficult to obtain a very 
high resistivity buffer layer even in an extremely clean epitaxial growth reactor because of 
the presence o f residues from  previous growths. D egradation o f high frequency 
perform ance o f the GaAs FETs owing to signal loss and capacitive coupling to the 
conducting substrate is an unavoidable consequence of it. Epitaxial lift-off is used to graft 
GaAs onto a new substrate covered with a thick, low dielectric constant buffer layer to 
realize the full advantage o f high speed GaAs devices. The ability o f choosing a  buffer 
independent o f the epitaxial growth system is a key to reducing parasitics associated with 
conducting substrates. Since the buffer deposition can be done outside o f the epitaxial 
growth reactor, it can be chosen from  a wide variety o f available insulators that is most 
compatible with a particular application.
During the heteroepitaxy o f GaAs on silicon, prolonged high tem perature processing 
degrades the threshold voltages o f the silicon M OSFETs .4  In contrast, ELO GaAs FET 
fabrication is a low temperature process except only one short, high temperature (420°C) 
ohmic contact alloying step that is well below any temperature capable o f causing a 
threshold shift in the silicon devices. Because o f the low temperature processing, thermal 
expansion mismatch induced stresses are also minimum.
One reason for developm ent o f G aA s M ESFETs on silicon is in tegration o f high 
complexity, low power CMOS integrated circuits with high speed GaAs circuits. Although 
we have fabricated M ESFETs only on unprocessed silicon wafers, this technique is 
expected to work equally well with wafers containing functional silicon circuits. Another 
possible application o f ELO GaAs on silicon is monolithic integration of light emitting 
devices such as GaAs LEDs and laser diodes with high complexity silicon driver circuits . 5 
The GaAs M ESFETs on sapphire (section 2.4.1.2.4) can be readily used for monolithic 
millimeter wave integrated circuits (M M ICs) with appropriate changes in fabrication 
sequence. A novel use o f ELO GaAs on InP, as described in the chapter on ELO 
applications is the integration of GaAs MESFETs with InGaAs/InP PIN photodetectors for 
making an optoelectronic integrated circuit (OEIC). The proposed OEIC takes advantage of 
the mature GaAs FET and InGaAs/InP photodetector technologies.
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2.2 Background on GaAs FET Design Principles and Technology
GaAs FET development is driven by the promise o f superior high frequency performance 
and radiation hardness over its counterpart in silicon, namely, m etal-oxide semiconductor 
field-effect transistors (MOSFETs). Good device and fabrication process designs are 
required for realization o f these advantages. A brief overview of a GaAs MESFET design 
is given in this section. A high electron mobility field-effect transistor (HEMT) described 
in the later part o f this chapter can also be designed following the same general guidelines 
with the exceptions o f relations for saturated drain current and channel pinch-off voltage. 
A more rigorous treatment of the subject can be found in the recent texts by Sze6 and Ali, et 
al. 7  An n-Channel MESFET design is discussed here but a p-channel M ESFET can also be 
designed following the same relations with appropriate changes in voltage polarity and 
charge carrier velocity.
The M ESFET design starts with specification o f the saturated drain current and channel 
pinch-off voltage. The saturated drain current is given by
and the channel pinch-off voltage (gate voltage where drain current goes to zero) is 
determined by Poisson's equation
where N is the channel doping in 101 6  c m '3, a is the channel thickness in jim, e s is 
dielectric constant o f GaAs, Idss is mA/mm, and v s is electron saturation velocity in cm/s. 
The channel thickness and the doping are determined by solving the equations 2 .1  and 2.2 
simultaneously. For FETs with short < 2 |im  gate lengths, electron transport under the 
gate is with saturation velocity vs. The frequency at which current gain o f an FET becomes
unity is defined as unity current gain frequency ft. The ft is an important figure of merit for 
FETs operating at high frequency because it determines the upper limit o f operating digital 
circuits. The required gate length for a given unity current gain frequency ft is obtained 
from the relations:
Idss = q vs N a = 192 N a (2 . 1)




2 t z t
(2.3)
and
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x = ̂ T -  (2.4)
where L  is the gate length in cm and x is the electron transit time under the gate in seconds. 
The relation for ft can also be stated as:
ft = -Sm-  * - gm—  (2.5)
2t:Cg 2tcCgs
where Cg is the total gate capacitance in Farads, and gm is the extrinsic transconductance of 
FET in siemens (S). The gate capacitance includes the gate-source capacitance Cgs and the 
gate-drain capacitance Cgd- The gate capacitance Cg can be approxim ated by the gate- 
source capacitance Cgs because under the normal biasing conditions, the Cgd< < the Cgs- 
The extrinsic transconductance gme (as seen at the FET terminals, often referred to as gm) 
is an im portant figure o f merit o f  an FET determining its gain, is related to the intrinsic 
transconductance gmi by
1 +8Rs gmi a 6 )
where Rs is the source resistance. From 2.3 and 2.5
gmi = —  (2.7)
x
Another useful relation for the intrinsic transconductance is given by
q N £ s
gm. - v s Z  2 (V bj - VGs ) ( 8)
where Z  is the gate width in cm, es is the permittivity o f GaAs, q is the electronic charge in
coulombs, N is channel doping in cm -3  and Vbi is the built-in voltage o f the gate-channel
Schottky diode. The equation 2.8 predicts that the intrinsic transconductance is maximum 
near zero gate bias.
The m aximum  frequency at which an FET can amplify the signal pow er is an important 
figure of merit for microwave amplifiers and is given by:
f ._____________imax -
2[G0 (Rg+Rs)+2h ft Cdg RgI0 -5
(2.9)
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where C g d  is the gate-drain capacitance in Farads and G0  is the output conductance o f the 
FET in siemens (S). As seen in equation 2.9, fmax includes parasitic elements o f the FET, 
so it may be considered as a better indicator of the high frequency capability o f the FET.
A quick look at the analytical relationships describing the high frequency figures o f merits 
o f an FET reveals that parasitic resistances and capacitances are detrim ental to the high 
frequency performance. The ft can be increased by increasing the transconductance which 
in turn can be improved by increasing channel doping. An increase in the channel doping 
is accom panied by an increased gate capacitance. Thus, the overall ratio o f  gm and C g s  
remains unaffected. So, the gate length must be reduced for increasing the unity current 
gain frequency ft. The fmax can be improved by reducing the parasitics such as source and 
drain resistances as well as gate-source and gate-drain capacitances. The source and the 
drain resistances have two components: the contact resistance Rc between the ohmic metal 
and the semiconductor, and the sheet resistance Rs of the semiconductor. An ohmic contact 
to a heavily doped layer o f GaAs on a lower doped channel layer can reduce both to give 
low source resistance. As shown in Figure 2.4(d), the heavily doped contact layer must be 
removed before putting down the Schottky gate metal. The process o f removing heavily 
doped contact layer is termed as 'gate recess etch'. In a gate recess etch, the gate is first 
defined with photolithography and the highly conducting ohm ic contact layer is etched 
using one o f the etchants described in the Appendix with the source-drain current Idsas an 
etch depth monitor. This is the m ost conventional epitaxial FET fabrication technique. 
O ther approaches include FETs with refractory gates and self aligned, ion implanted 
source-drain ohmic contact regions, non-alloyed ohmic contacts with recessed gates , 8 " 9 ' 10 
and alloyed ohm ic contacts w ithout gate recess. A com prehensive review  o f GaAs 
MESFET gate fabrication technology is done by Weitzel, et al. 11 Each o f these techniques 
with the exception o f the self aligned gates have been tried in the course o f this work.
The FETs can either be operated in enhancement mode or depletion mode. A depletion 
m ode FET has a conducting channel present at a zero gate bias and with application of 
negative gate bias, the channel can be gradually pinched-off. The enhancement mode FETs 
have m uch thinner channel com pared to the depletion m ode FETs. The channel is 
completely depleted o f electrons at zero gate bias because o f the built-in field o f the gate- 
channel Schottky diode and the FET is normally off. With application o f small positive 
gate voltage, sufficient to forward bias the gate-channel Schottky diode, the FET is turned 
on. The enhancement mode devices are particularly useful for low power digital circuits.
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2.2.1 Evaluation of FET Parasitic Resistances
FET parasitic resistances include source resistance Rs, gate resistance Rg and drain 
resistance Rd- The gate resistance is the resistance o f the gate metal. The source/drain 
resistance includes the contact resistance between the ohm ic metal and the semiconductor 
layer (Rc) as well as the sheet resistance (RSh) o f the sem iconductor layer . 12  The sheet 
resistance has two components: Rshi, sheet resistance o f the semiconductor directly under 
the contact, and RSh2 , sheet resistance of the semiconductor between the two contacts.
The total contact resistance is given by
R = 2 R C (2.10)
where Rc is contact resistance, W  is contact width, L is contact length and Lt is contact 
transfer length. The Rc can either be evaluated by measurements on a planar transmission 
line pattern13 ' 14 or a vertical Kelvin resistor. 15" 16 ' 17 A transmission line pattern consists of 
several ohmic contacts to a semiconductor bar with different spacings between them 
(Figure 2.1(a)).
L
Figure 2.1(a): A transmission line pattern for ohmic contact resistance evaluation
Resistance between two adjacent pair o f contacts is measured and plotted against the contact 
spacing. Extrapolation of straight line to the zero contact spacing gives twice the value of 
R c and the slope of the line gives the sheet resistance Rsh o f the semiconductor (Figure
2.1 (b)). The contact resistivity pc is given by




Figure 2.1(b): Contact resistance evaluation by transmission line technique
1
Pc — 2 Rc W lx (2 .11)
where lx is as shown in figure 2.1(b), related to contact transfer length Lt by the following 
relation:
_ 2 R C W _  2 Rshl L t 
Rsh2  Rsh2
(2 . 12)
The contact resistance evaluation by the TLM technique is quick when L t«  L but not very 
accurate because o f the uncertainty in measurement o f the small gap between the ohmic 
contact pads shown in Figure 2.1(a). The contact resistance thus obtained is o f limited use 
because the TLM does not accurately represent actual conditions in an FET. The TLM s are 
made on highly doped layer where surface depletion effect can be neglected, whereas in an 
actual FET, the gate is placed in a recess (Figure 2.4(e)) on a lower doped channel. So, the 
effect o f surface depletion is considerable and the source/drain resistance obtained from 
TLM  can be significantly different from the actual Rs and Rq- The technique described in 
the following paragraph can be used to obtain the source and the drain resistances fairly 
accurately.
The setups for Rgs and Rod  m easurem ent are shown in Figures 2 .2(a) and (b), 
respectively, with equivalent circuits. As shown in the setups, a constant current is injected 
into the gate and the potential drop across drain-source terminals is measured. The gate 
current must be high enough to forward bias the gate-channel Schottky diode. W ith this 
technique absolute values o f  the source and the drain resistances cannot be obtained 
because 0.5R<;h is included in the measurements.




Figure 2.2 (a): A schematic and equivalent circuit o f a measurement setup for Res 
extraction
Extraction o f the absolute source and drain resistances requires Rgs and Rgd measurements 
on a set o f FETs with different gate lengths. Next, the measured resistances are plotted as 
a function of gate length and the Y-axis intercept gives true source or drain resistance . 18
1 / 2  R,
1 / 2  R,
Figure 2.2 (b): A schematic and equivalent circuit of a measurement setup for 
Rgd extraction
2.3 Review O f ELO  Technology
Prom ise o f  reusing a growth substrate for low cost, thin film  GaA s solar cells1 9  was 
initially the reason for developing ELO technology. It was soon followed by the first ELO 
G aA s M ESFET 2 0  operating at m icrowave frequency, m ade on a glass substrate by 
selective etching21 o f the growth substrate from epitaxial layers o f MESFET. For historic 
purpose, it should be noted here that the concept of rem oving growth GaAs substrate by 
selective etching o f a sacrificial layer o f  G ai-X Alx As (x > 0.6) was first described by 
Stem, et al, in 1974.22 The first ever published account o f rem oving an epitaxially grown
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GaAs layer by selective etching o f AlGaAs and bonding it onto a glass substrate for making 
a photocathode appeared in 1975.23 However, it took almost one and a half decade to 
o p tim iz e 2 4  the ELO technique. The credit for optim ized lift-o ff also belongs to 
improvement in the epitaxial growth techniques enabling growth of high purity, thin, AlAs 
sacrificial layer. A reason fo r the renewed interest in the ELO  is the possibility o f 
in tegrating photodetectors2 5  and lasers with glass or lithium  niobate wave guides for 
optoelectronic integrated circuits. The most attractive feature o f the ELO is its promise of 
grafting semiconductors on an arbitrary host without regards for compatibility of crystal 
structure and lattice matching. M ost o f  the work on ELO with the exception o f Chan, et 
al,2 6  has been centered around preprocessing the devices and then lifting-off to a new host 
with minimum or no processing after lift-off.27- 28  Preprocessing lends itself to the use of 
well established GaAs processing techniques. High temperature processing also does not 
pose any problem unlike the postprocessing. On the otherhand, postprocessing of lift-off 
GaAs film as described by Chan, et al., facilitates photolithographic accuracy in alignment 
of the grafted devices to the substrate features. It will be shown later that excellent device 
isolation with negligible sidegating is obtained with postprocessing o f  ELO GaAs 
M ESFE Ts . 29  A similar isolation characteristics can be obtained with the preprocessed 
devices at the expense of considerable increase in processing.
2.4 Investigation of ELO GaAs FETs
To accomplish the goals o f this thesis, a comprehensive study o f ELO GaAs for MESFET 
and H EM T fabrication independent o f GaAs substrate was undertaken. This section 
describes this study which was aimed at developing ELO FETs with reproducible and 
uniform characteristics suitable for small scale integrated circuits.
2.4.1 ELO GaAs MESFETs
ELO M ESFET fabrication was initially done following a conventional fabrication process 
that is used for making on-w afer FETs. As mentioned in the introduction, this standard 
process has been m odified follow ing system atic experim ental studies to suit the 
requirements of integrated circuit. Three different fabrication processes accompanied by 
appropriate epitaxial layer structures were investigated in this thesis, namely: MESFETs 
with alloyed contacts and recessed gates, with non-alloyed contacts and recessed gates, and 
with alloyed contacts but without recessed gates. Each of them has been described in the 
following sections along with their DC and RF characteristics.
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2.4.1.1 Fabrication of GaAs MESFETs With Alloyed Ohmic Contacts and Recessed 
Gates
As mentioned in section two, gate recess enables us to keep the parasitic source and drain 
resistances to a low level in the FETs with n+ GaAs layer for ohmic contacts. M ESFETs 
with recessed gates were fabricated either on a silicon substrate covered with Si0 2  or SiN 
dielectric buffer or on polished sapphire substrate following an identical procedure. 
MESFETs were also fabricated on GaAs wafer following an identical fabrication process 
for studying effect of ELO on MESFET characteristics.
A M ESFET structure consisting o f a 100 nm thick n+ cap, 200 nm n = 1 x 101 7  cm ' 3 
channel and 50 nm undoped AlAs sacrificial layer was grown on a semiinsulating GaAs 
substrate using MBE. On-wafer M ESFETs w ere fabricated using an epitaxial layer 
structure consisting of a 100 nm n+ = 2-3 x 101 8  cm ' 3  ohmic contact layer, 500 nm n = 1 x 
101 7  cm ' 3  channel and 50 nm undoped AlAs sacrificial layer (if ELO was required), on a 
semiinsulating GaAs wafer by organo-metallic chemical vapor deposition (OMCVD).
The epitaxially grown M ESFET layer structure was lifted-off from the GaAs substrate by 
selectively etching the AlAs sacrificial layer and transferred onto a sapphire substrate or a 5 
O -cm  resistivity , p-type, <100> oriented, Si substrate, typical o f  those used for 
NMOS/CMOS circuits, that has been covered either with ~250 nm of plasma enhanced 
chemical vapor deposited Si3 N4  or with 1.5 pm  of thermal oxide. The lifted-off film 
typically measured 0.5 cm x 1 cm and was held on the silicon substrate by Van der W aals 
forces. Figure 2.3 shows the ELO process sequence.





etch AlAs in HF
Figure 2.3 : ELO process sequence
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100 nm n* GaAs










Figure 2.4: ELO GaAs FET process sequence 
(a) ELO GaAs FET layer bonding to Si0 2 /Si (b) Mesa isolation 
(c) Ohmic contacts (d) Gate formation (e) Magnified view of the details 
o f gate recess shown in (d)
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Figure 2.5: A photomicrograph of an ELO GaAs MESFET on Si 
with gate length of 1 J im  and gate width of 100 urn
Reproduced with permission o f the copyright owner. Further reproduction prohibited w ithout permission.
1 7
The MESFETs were fabricated following a standard procedure (Figure 2.4) comprising of 
mesa etch in a solution o f 1 H2 SO4  : 8  H2 O2  :500 H 2 O for isolation; NiAuGe source-drain 
ohmic contact formation by photolithography, evaporation and lift-off; contact alloy at 
420°C for 20 seconds under flowing argon; gate recess etch for Idss adjustment; and Ti/Au 
Schottky gate metallization. A  photomicrograph o f a  typical ELO M ESFET is shown in 
Figure 2.5.
2.4.1.2 DC and RF Characteristics of MESFETs With Alloyed Contacts and 
Recessed Gates
DC parameters o f the MESFETs on silicon, sapphire and GaAs substrates were obtained 
with an HP 4145 parameter analyzer. Current gain and power gain (maximum available 
gain, MAG) of the M ESFETs at radio frequency (RF) were obtained using a Cascade 
prober and HP 8510 network analyzer.
15.0 10.0
0• 1.8 0.9
Figure 2.6(a) DC Transfer characteristics o f an on-wafer GaAs MESFET with 
W g = 100 p.m, Idss = 75 mA/mm, gm-max = 82 mS/mm, and Vp = -2V
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2.4.1.2.1 DC and RF Characteristics Of On-wafer MESFETs
An on-w afer M ESFET had a saturated drain current Idss = 75 mA/mm, a maximum 
transconductance gm = 82 mS/mm at Vgs = 0.5 V, and a pinch-off voltage Vp = -2 V 
(Figure 2.6(a)). The M ESFET had a gate-source resistance R gs = 3-2 (1-mrn, gate-drain 
resistance Rgd = 4.2 O-mra and contact resistance Rc = 0.75 O-m m. Figure 2.6(b) shows 
an unity current gain frequency ft = 13 GHz and a maximum frequency o f oscillation, fmax 










Figure 2.6(b) RF characteristics of on-wafer GaAs MESFET with gate 
length Lg = 1.1 pm , ft = 13 GHz, fmax = 16 GHz
2.4.1.2.2 ELO MESFETs on 1.5 |im Thick Thermal Oxide
The MESFETs had a source-drain spacing o f 4 (im and a gate-source spacing o f -0 .5  to 
1.0 jam with a gate length o f 1.5 |im . The contact resistance as m easured from 
transmission line testers ranged from 0.075 Q-mm to 0.22 Q-m m . The M ESFETs had a 
saturated drain current Idss o f  130 mA/mm, a maximum extrinsic transconductance gm = 
135 mS/mm at Vgs = 0 V and a pinch-off voltage Vp o f  -1.6 V (Figure 2.7). The 
avalanche breakdown of the channel occurred at Vos = 3 V, a relatively low voltage, and is 
attributed to a highly doped (2 x 10*9 cm '3) n+ layer for ohm ic contacts. Devices 
fabricated later with lower doping in the ohmic contact layer had a substantially higher 
channel breakdown voltage.













0 VQ [V] -1-92
Figure 2.7 (a): Typical drain I-V characteristics and (b) DC transfer characteristics 
of an ELO MESFET with 250 (im gatewidth on 1.5 pm  Si0 2 /Si with alloyed 
contacts and recessed gates. Idss = 130 mA/mm, gm.max = 135 mS/mm.
Figure 2.8 shows an unity current gain frequency ft o f 12 GHz and a maximum frequency 
of oscillation fmax o f 14 GH z for a  M ESFET with a 1.3 pm  long and 100 pm  wide gate, 
typical frequencies for a GaAs M ESFET o f these dim ensions fabricated on a GaAs 
substrate.
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Figure 2.8: RF characteristics of an ELO M ESFET on Si0 2 /Si with
Lg = 1.3 jim. ft = 12 GHz, fmax = 14 GHz.
W ith the thick thermal oxide, the parasitic gate pad capacitance to the p-type silicon 
substrate becomes negligible and the speed is dominated by the intrinsic gate capacitance. 
It will be seen in the next section that the dielectric buffer layer thickness plays a dominant 
role in the high frequency operation of ELO FETs.
The RF output conductance was obtained by fitting the measured S-parameters to an 
equivalent circuit model and was ~1 mS for a 100 (im wide device from 0.5 to 10 GHz, 
typical for GaAs MESFETs on GaAs substrates. In M ESFETs made on the GaAs 
substrate, injection o f hot electrons from the channel into the substrate is an important 
source o f output conductance, but in our case, this is eliminated by the large Si0 2  barrier of 
~7-9 eV under the channel that confines electrons in the channel under normal biasing 
conditions. Traps in the semiconductor or at the semiconductor/dielectric buffer, therefore, 
are believed to contribute to the output conductance. Further study is required to determine 
the exact conduction mechanism.


















Figure 2.9: (a) Leakage current between two pads 200 (im wide and 20 |im  apart 
(b) Sidegating characteristics o f an ELO MESFET showing < 1 % change in I^ s  
over ±80 V on a side gate located 50 (im away from FET
As seen in Figure 2.4, the devices are fabricated on completely isolated mesas o f GaAs, 
which has resulted in an extremely low sidegating and excellent electrical isolation between 
devices because o f the insulating buffer layer. Figure 2.9(a) shows subpicoampere leakage 
current, which was noise limited, between two pads 2 0 0  |im  wide and 2 0  |im  apart for an 
applied bias of ± 50 V. For comparison, typical leakage currents on a GaAs substrate are a 
nanoam pere or more at substantially lower biases. For M ESFETs fabricated on the 
semiinsulating GaAs substrates, drain current modulation or sidegating, caused by surface 
leakage currents resulting from traps at the substrate surface3 0  gives rise to cross talk 
between neighboring devices. This is largely eliminated as well since the application of 
±80 V to a side gate 50 (im away from the gate of an FET produced < 1% change in Idss 
(Figure 2.9(b)). Dielectric breakdown of the 200 nm silicon nitride buffer at 80 V limited
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the measurement to this voltage. Residual drain current modulation may be from capacitive 
coupling to the conducting Si substrate.
2.4.1.2.3 Submicron Gate ELO GaAs MESFETs on Thin Silicon Nitride
The epitaxial layer structure for the M ESFETs consisted o f a 100 nm thick, n+ (2 x 101 8  
cm*3 ) cap and a 200 nm thick n = 2  x 101 7  cm ' 3  GaAs channel. This layer structure is 
identical to  the previous one except the doping in the cap layer. The doping level in the cap 
layer was reduced by an order to improve the channel breakdown voltage. M ESFETs with 
0.1, 0.2 and 0.4 pm  gate lengths were fabricated after transferring the M ESFET layers 
onto a silicon substrate covered with -0 .2 5  pm  thick, plasma enhanced chemical vapor 
deposited silicon nitride buffer layer. Fabrication procedure was identical to that described 
in the previous section except the gate lithography. The submicron gates were defined by 








Figure 2.10: Drain I-V characteristics o f a 0.1 pm  gate length ELO M ESFET on 
0.25 pm  thick SiN/Si with W g = 50 pm , I<jSS = 98.2 mA/mm, gm-max =75 mS/mm. 
VG; -0 . 2  V/step
A M ESFET with 0.1 pm  gate length and 50 pm gate width, operated in depletion mode, 
had an I^ss = 98.2 mA/mm, a maximum transconductance gm = 75 mS/mm at VGs = 0 V. 
The channel was not completely pinched off at -2.6 V (Figure 2.10). The gates tend to 
bum-out at higher gate biases due to excessive heating. MESFETs with 0.4 pm  gate length 
could be completely pinched-off.
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Figure 2.11 shows a unity current gain frequency ft of 34 GHz and a maximum frequency 
o f oscillation fmax = 23 GHz for a 0.1 pm  gate length device. The f t has not scaled up in 
proportion with the ten fold scaling down o f  gate length because o f parasitic capacitance 
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Figure 2.11 : RF characteristics of 0.1 pm  gate length ELO M ESFET on 0.25 pm  
SiN/Si showing ft = 34 GH z and fmax = 23 GHz.
These results do not reflect true performance o f a submicron gate device because the 
distance between the source and the drain (4 pm ) electrodes was not reduced with the gate 
length reduction. So the extrinsic transconductance has suffered from  the high parasitic 
source resistance. N evertheless, this is an im pressive r f  perform ance for an ELO 
MESFET.
2.4.1.2.4 ELO GaAs MESFETs on Sapphire
Sapphire is a popular substrate for millimeter wave integrated circuits because of low signal 
loss in the sapphire substrate at these frequencies. Because o f the large mismatch in the 
lattice constants of the two and differences o f  their crystal structures, the GaAs layers 
grown directly on sapphire have large num ber o f dislocations. Single crystal GaAs FET 
layers can be bonded to sapphire substrate using ELO to obtain  superior device 
performance as compared to the directly grown FETs. ELO GaAs MESFETs described in 
this sections were developed with the above considerations.
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The epitaxial layer structure used for these devices was same as the one used for submicron 
gate M ESFETs described in the previous section. M ESFET fabrication was also done 
following the procedure identical to the one described earlier for the ELO MESFETs on 
thermal oxide.
An enhancement mode MESFET with 1.3 pm  long and 100 pm  wide gate had drain current 
Ids = 108 m A/mm  at Vgs = 1 V, p inch-off voltage Vp = -0.4 V and a maximum 




Figure 2.12: Drain I-V characteristics o f an enhancement mode ELO GaAs 
MESFET on sapphire. Wg = 100 pm, Ids = 108 mA/mm, gm-max = 100 mS/mm
Figure 2.13 shows an unity current gain frequency f t = 8.5 GH z and a maximum 
frequency o f oscillation fmax = 17 GHz for a 1.1 pm gate length MESFET. The reason for 
low er ft is not known. A significantly higher fmax value may be from  lower output 
conductance and lower signal loss in the sapphire substrate at m icrowave frequencies as 
compared to the conducting silicon substrate.















Figure 2.13: RF characteristics o f an enhancement mode ELO MESFET on 
sapphire Lg = 1.1 Jim, Wg = 100 (im, ft = 8.5 GHz, fmax = 17 GHz
2.4.2 Problems Encountered While Processing ELO GaAs MESFETs
Two problems significantly limiting the yield o f  ELO GaAs MESFETs are blistering o f the 
ELO GaAs during the ohmic contact annealing and adhesion o f the ELO GaAs to the new 
host. These problems and their possible solutions are discussed in this section.
Blistering o f GaAs film  during high tem perature ohmic contact annealing step due to 
vaporization o f  volatile impurities trapped at the substrate-film  interface is a problem 
significantly affecting the yield o f devices . 31 In our process, removal o f most o f the GaAs 
film in mesa etching step significantly reduces the number of sites for impurity trapping. It 
also confines the blistering induced damage to a considerably smaller mesa area (typical 
mesa dimensions are: 100 jim x 25-40 |im ) as opposed to the whole ELO film. So, the 
number o f devices affected by blistering are significantly lower. Figure 2.14 shows a 4 
mm x 6  mm area ELO FET wafer with only local blistering.
Another problem encountered while working w ith the ELO GaAs is the adhesion of the 
ELO GaAs to the new host. It was found that the Van der W aals bonding o f the ELO 
GaAs film  to the new host is not always sufficient for holding the film to the substrate 
through the whole processing sequence which can involve several photolithographic, etch 
and m etallization steps. This problem was solved by altering the conventional FET 
fabrication sequence. The mesas were 'tacked' down to the buffer layer with ohmic metal 
before their isolation3 2  (Figure 2.15). As a result, a significant improvement in the testable
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Figure 2.14: A photomicrograph of a 4  mm x 6  mm area 
ELO FET wafer showing only local blistering
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device yield was obtained. Top and cross section views o f the altered process are shown in 
Figures 2.15 and 2.16, respectively.
(a)
(b)





Figure 2.15: Top view of altered FET process with equal amount o f ohmic metal 
on GaAs mesa and dielectric buffer




Figure 2.16: Cross sectional view of the altered FET process shown in Figure 2.15 
(a) Hole etch next to 'future mesa’ site (b) Ohmic metal deposition (c) Mesa isolation
In the previous section on ELO M ESFET fabrication, the conventional NiAuGe ohmic 
contact m etal was used to obtain low contact resistance. W hen the same contact 
metallization was used for contacting extremely narrow stripes o f M ESFET mesas in an 
amplifier circuit (to be discussed in the chapter 4), it was observed that the eutectic formed 
by AuGe alloy at the annealing temperature (typically 420°C) reacts with the ELO GaAs 
film and flows laterally in the space between the source and the drain contacts, causing an 
electrical short (Figure 2.17(B-2)). Energy dispersive X-ray analysis (EDX) on the alloyed 
samples confirmed presence o f gold in the channel. AuG e contact alloy is known for its 
large vertical as well as lateral penetration in the GaAs substrate but the lateral flow over 
several pm  is unusual. It was found that the alloy flow is directly related to the ratio of the 
insulating buffer area under ohmic metal to the area covered on GaAs mesa. The problem 
was most severe when the SiC>2 buffer and GaAs m esa area under the ohmic metal were 
comparable (Figure 2.15 ). A new mask designed later had about 10-15% ohmic metal on 
buffer without causing alloy flow (Figure 2.18 ).
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SIP 2
A -l S. 1. GaAs B -l Si





After Ohmic Contact Annealing
Figure 2.17: Illustration o f AuGe ohmic contact alloy flow 
A -l, A-2: AuGe Ohmic contact to FET on GaAs wafer, 
B -l, B-2: AuGe Ohmic contact to ELO FET on Si0 2 /Si
Alloy flow problem is unique to the ELO films grafted to the substrates covered with dense 
dielectrics. On annealing, the contact alloy first penetrates vertically into the film (as it 
would have in on-wafer contacts o f  Figure 2.17 (A-2)) and when it reaches the virtually 
impervious dielectric buffer, it flow s laterally and shorts the drain and the source contacts. 
Non-alloyed ohmic contacts described in the next section were developed to eliminate ELO 
GaAs blistering as well as alloy flow during annealing. Another problem with ELO GaAs 
processing is nonuniform wet chemical etching which is described in section 2.4.4.
— ELO GaA:
(a)
Holes for holding mesa Ohmic metal
(c)
Mesa isolation
Figure 2.18: New FET process with only 15-20% ohmic metal on dielectric buffer
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2.4.3 Development of Non-alloyed Ohmic Contacts
Two different contacting schemes were considered to address the need for a non-alloyed, 
shallow ohm ic contact. The first one involved use o f  Pd/Ge solid phase reaction 
contacts . 3 3  These contacts are thermally stable over a wide temperature range o f 250 to 
550°C, are non-penetrating and have contact resistance sim ilar to that obtained with the 
alloyed NiAuGe contacts when annealed at 400°C. The Pd/Ge contacts were not pursued 
further because the blistering of the ELO GaAs film  at the annealing tem peratures has not 
been completely eliminated. Several preliminary experiments also indicated that it would 
have required considerable amount of effort to reproduce the published results consistently 
in our laboratory at Bellcore.
The second contacting scheme uses a thin, heavily doped, graded, psuedomoiphic layer of 
InxG a i.xA s on n+ GaAs in the M ESFET layer structure o f  the previous section. This 
contact was first proposed by W oodall, et al. 34  A t room tem perature, the surface Fermi 
level o f  InAs is pinned in the conduction band, so it provides low resistance path for 
electron flow, irrespective o f the top metallization (Figure 2.19(a)). A graded layer o f 
InxG ai_xAs is required for smooth transition o f large (-0 .6 6  ev) discontinuity in the 
conduction bands o f the InAs and GaAs (Figure 2.19(b)). W ithout this graded layer the 
cunrent flow will be limited by the large barrier at the InAs/GaAs interface. With a high n- 
doping in the InAs and GaAs layers and the compositional grading o f the InxG a i-xAs 
layer, <J>b < 0 can be obtained as shown in Figure 2.19(c).
A test layer structure consisting of 25 nm n+ Inx G a i.xAs (x = 0.13, 0.4, 0.7, and 1, each 
6  nm thick), 200 nm n+ GaAs (2 x 101 8  cm '3) and 400 nm  n-GaAs (n = 1 x 101 7  cm '3), 
was grown on a semiinsulating GaAs substrate using OM CVD (Figure 2.20(a)). The 
InxG a i.xAs thickness was below the critical thickness that causes misfit dislocations. A 
transm ission line pattern was fabricated by ion m illing o f mesas down to the semi 
insulating substrate, a subsequent evaporation of 5 nm Ti/300 nm Au in an electron beam 
evaporator and lift-off. Contact resistance was evaluated by four probe measurem ent 
technique on the transmission line pattern. As shown in Figure 2.20(b), Y-axis intercept of 
the linear extrapolation of the resistance as a function of contact spacing gives a contact 
resistance o f 0.06 £2-mm and a specific contact resistivity o f  7.5 x 10 ' 7  £ I-cm 2. This is 
comparable to the best reported results in literature. 8 "*1' 1*1










1 -X  X
Figure 2.19: Band diagram o f a non-alloyed ohmic contact to n-GaAs (a) Shows 
that any metal can make ohmic contact to n-InAs (b) Abrupt interface o f n-InAs/n- 
GaAs due to conduction band discontinuity (c) A graded n-InxG ai.xAs layer makes 
ohmic contact to n-GaAs
n+- GaAs —► In  vGa , As
400 nm 
50 nm
S .l. G aA s
24 nm x 1*x
_____________________________ (x=0.13, 0 .4 ,0 .7 , 1)
2 0 0  nm n+ _ cap
n-GaAs Channel
17 -3
1 x 1 0  cm 
u-AlAs, Release layer
Figure2.20: (a) Epitaxial layer structure for MESFET with non-alloyed ohmic 
contact
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A contact layer structure grown later with indium (In) content o f up to 70% and without 
final layer o f InAs had a similar contact resistance. Beyond ~70% In content in InGaAs, 
the Fermi level is pinned at the surface, so any further increase in In content does not 





40-10 0 10 20 30
Distance [pm]
Figure 2.20: (b) Contact resistance characteristics obtained from four probe 
measurements on a transmission line fabricated in the epitaxial layer structure shown 
in Figure 2.20(a). Contact width 100 pm. Rc = 0.06 Q -m m , pc = 7.5 x 10' 7  
Q -c n r 2
surface m orphology o f the strained layer which in turn im proves uniformity o f wet 
chemical etching. It should be noted here that in our scheme o f non-alloyed contacts, the 
n+-GaAs to n+-GaInAs was step graded as opposed to the m ore popular continuous 
grading. W ith the step grading o f the In content, m aterial growth is simplified without 
significant increase in the contact resistance.
2.4.3.1 Fabrication of MESFETs With Non-alloyed Ohmic Contacts
Enhancem ent and depletion mode MESFETs were made on GaAs wafer as well as ELO 
GaAs on silicon substrate using the epitaxial layer structure described in the previous 
section. M ESFET fabrication was done following a standard fabrication procedure 
involving mesa etch down to semiinsulating GaAs or silicon dioxide dielectric buffer layer 
by ion milling, 5 nm Ti/ 200 nm Au ohmic contacts by electron beam evaporation and lift-
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off, 10 nm Ti/ 14 nm Au gate metal evaporation and lift-off following gate definition by 
photolithography and recess etch in 1 H 3 PO4 :1 H 2 O2  : 38 H 2 O and 1 H 2 SO4  : 8  H 2 O2  : 
500 H 2 O solutions.
2.4.3.2 DC Characteristics of an ELO MESFET With Non-alloyed Contacts
A depletion mode ELO M ESFET with 1.5 |im  long gate had Ids = 180 mA/mm, 
m aximum  extrinsic transconductance gm of 180 m S/m m  at Vq = 0.8 V and pinch-off 
voltage Vp = -1.6 V as shown in Figure 2.21. Contact resistance R e and specific contact 
resistivity as obtained from four terminal measurements on a transmission line tester were 








Figure 2.21: Drain I-V characteristics o f an ELO GaAs M ESFET with non- alloyed 
contacts. Gate width Wg = 25 jim. Ids = 180 mA/mm, gm-max = 180 mS/mm. 
ScaletVcs, -0 . 2  V/step.
An enhancement mode M ESFET m ade on a GaAs wafer w ith 1 |im  long gate had Ids = 
77 mA/mm, maximum extrinsic gm = 100 mS/mm at Vq = 0 V and pinch-off voltage Vp 
= -0.2 V.
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2.4.3.3 RF Characteristics of an ELO MESFET With Non-alloyed Contacts
Figure 2.22(a) shows a transfer characteristics o f an enhancement mode MESFET with the 
non-alloyed ohmic contacts. Current gain and maximum available gain as a function of 
frequency for the same M ESFET are shown in Figure 2.22(b). A unity current gain 
frequency f t = 12.5 GHz and a maximum frequency o f  oscillation fmax = 7.5 GHz is 
obtained for the 1 J im  gate length MESFET operated in enhancement mode at Vgs = 0.5 V. 
The M ESFET had a maximum transconductance gm = 201 mS/mm, gate source resistance 




Figure 2.22(a): DC Transfer characteristics of an ELO MESFET on Si0 2 /Si with 
non-alloyed contact, gm-max = 201 mS/mm. Gate width W g = 100 (im
2.4.4 Development of MESFETs and HEMTs Without Recessed Gates
The DC and RF characteristics of the MESFETs described in the previous two sections are 
as good or in some instances even better, as compared to those made on the GaAs wafer. 
However, the single processing step significantly limiting the yield o f FETs with uniform 
electrical characteristics across a wafer is the gate recess etch. This can be a serious 
lim itation to the usefulness o f the ELO FETs, especially for integrated circuits which 
require tight tolerance on device parameters. Various gate recess etches were tried, namely, 
1 H 2 SO4  : 8  H 2 O 2 : 500 H 2 0 ,  H 2  0 2 : NH4 OH at pH 7.2, 1 H 3 PO 4  : 1 H 2 O 2  : 38 H 20  
and ion milling. For the wet chemical etchants, nonuniformity in etch depth across a large 
area on a wafer is well known but for ELO GaAs films, it is more pronounced. For
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exam ple, w hen FET gates were recessed with the wet chemical etchants listed above, 














Figure 2.22: (b) RF characteristics of an ELO GaAs MESFET on Si0 2 /Si with 
non alloyed contacts. Lg = 1 (im, ft = 12.5 GHz, fmax = 2.5 GH z
Dry etching, as an alternative to the wet chemical etching for gate recess, was considered 
because very uniform etching over a large area and precise control o f etch depth is possible 
with it. Reactive ion etching (RIE) and ion beam assisted etching (a m ore popular term is 
ion milling) are two alternatives available at present. Ion milling was preferred over RIE 
because o f quicker turnaround in our lab at Bellcore. Ion milling (as described in the 
Appendix) was used on a MESFET layer structure with a 0.2 pm thick n+ contact layer and 
0.4 pm  thick channel layer with a N o = 1 x 101 7  cm ' 3  so that for Idss -2 5 0  m A/mm  the 
total recess depth was -0 .4  pm. The top 0.3 pm  GaAs was removed by ion milling and 
the remaining 0 . 1  pm  with wet chemical etching to remove damage induced by high energy 
ions because direct gate metallization on ion milled GaAs results into highly leaky Schottky 
barrier. It m ust be mentioned here that the REE induced damage is com parable to the ion 
m illing induced damage. The requirem ent o f following the dry etching with a wet etch 
defeats the original purpose of using the dry etching for uniform gate recess. Therefore, it 
was not pursued further. ELO FETs without gate recess have been developed with these 
considerations.
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2.4.4.1 Fabrication and Electrical Characteristics of MESFETs Without Recesed 
Gates
A M ESFET layer structure consisted o f a 300 nm thick 1 x 101 7  c m '3, n-type GaAs 
channel and a 50 nm thick undoped ALAs sacrificial layer grown on semiinsulating GaAs 
using OMCVD. The channel layer thickness is chosen such that the carrier loss due to back 
side depletion is compensated. The GaAs channel layer was lifted-off and bonded to a 
silicon substrate following the process described earlier. M ESFETs were fabricated 
following the process described in section on FETs with recessed gates, but without the 
gate recess etch.
The MESFETs had Idss = 260 mA/mm, gm-max = 41.5 mS/mm, gate-source resistance Rgs 
=  2.3 £2-mm, and a gate-drain resistance Rgd = 6.7 O-mm. A DC transfer characteristics 
o f the M ESFET is shown in Figure 2.23 (a). A unity current gain frequency ft = 10 GHz 














Figure 2.23(a): DC transfer characteristics of an ELO GaAs M ESFET on Si0 2 /Si 
with alloyed contacts and without recessed gate. I&s = 260 mA/mm, gm.max = 41.5 
mS/mm. Gate width W g = 200 (im.
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Figure 2.23(b): RF characteristics o f  an ELO MESFET on Si with alloyed 
contacts and gate without recess. Lg = 1.2 nm, ft = 10 GHz, fmax = 8.5 GHz
This is consistent with the calculated value o f the ft from the m easured gate-source 
capacitance C g s  = 0.7 pF/mm at V g s  = -3 V. The MESFET had a gate length o f 1.2 |im. 
H igher parasitic resistances Rgs and R gd. a consequence of direct ohmic contact to the 
channel layer, and gate pad parasitic capacitance are responsible for the lower value of 
fmax-
2.4.4.2 Electron Transport Study in ELO AlGaAs/GaAs Heterostructure
Hall m easurem ents were made on ELO and on-wafer Alo.3 Gao.7 A s/GaAs modulation 
doped heterostructure to study the effect o f ELO on electron transport properties. An 
OMCVD grown layer structure for Hall measurements consisted of a 5 nm n-GaAs, n = 3 x 
101 7  cm '3, 35 nm n+ Alo.3 Gao.7 As donor layer, 5 nm undoped Alo.3 Gao.7 As spacer and 2 
pm  thick undoped GaAs channel, and a 55 nm undoped AlAs sacrificial layer on 
sem iinsulating GaAs. The n-GaAs layer on top provides a lower contact resistance 
compared to an ohmic contact made directly to the n+-AlGaAs donor layer. The same 
material was used for the HEMTs described in next two sections.
The AlGaAs is doped n+ and the GaAs buffer is undoped. So, at thermal equilibrium, for 
the Fermi level to be continuous across the heterojunction, electrons from  the heavily 
doped, wider bandgap AlGaAs transfer to the lower bandgap, undoped GaAs. These 
electrons, separated from the parent donors are confined in a narrow potential well at the 
heterointerface due to a 0.25 eV discontinuity in their conduction bands. The electrons 
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dimensional electron gas or 2-DEG. The electrons in a 2-DEG have mobility several times 
higher compared to that in uniformly doped GaAs because of the low coulom b scattering 
from  the ionized donors. A t low temperatures the only m echanism  affecting electron 
mobility in the 2-DEG is the electron scattering by ionized donors from background doping 
o f the GaAs buffer and other defects. In contrast, in uniformly doped GaAs the dominant 
reduction in electron mobility is from ever present ionized donors. W e have chosen the 
AlGaAs/GaAs heterostructure instead o f a uniformly doped GaAs because electron 
transport properties are more sensitive to the heterostructure film  quality as compared to 
that o f the hom ostructure G aA s. Also, the m echanism s affecting electron transport 
properties can be more easily identified as compared to that in uniformly doped GaAs.
Hall measurements were made at 290 K and 4 K on an ELO and on-wafer samples. The 
ELO and on-wafer samples were prepared following identical procedure and mounted side 
by side in a Hall m easurem ent system on a temperature controlled sample holder. The 
results o f transport m easurem ents are shown in Table 2.1. As seen in the table, the 
measured sheet carrier concentration in the ELO sample was -10%  lower compared to that 
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Table 2.1: Summary o f electron transport measurements on ELO AlGaAs/GaAs
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It was also observed that the mobility o f the electrons in the 2-DEG is lowered by 15-20% 
at both 290 K and 4 K. The mobility reduction may be due to inhomogeneities in electronic 
bandstructure from stresses3 6  o f ELO film and decreased electron screening3 7  effect. The 
changes in the mobilities and the sheet carrier concentrations are m easured with respect to 
on-wafer samples.
2.4.4.3 Fabrication of ELO HEMTs Without Gate Recess
HEM Ts have potentially higher gm due to a large carrier concentration very close to gate 
electrode. It also exhibits higher f t compared to MESFETs. So, HEM Ts were investigated 
with the aim of making amplifier with large gain and bandwidth.
Both, ELO and on-wafer HEMTs were made following a process identical to that used for 
MESFETs without recessed gates. On-wafer HEMTs were made on a sample chosen from 
the same area o f the growth wafer as that used for making ELO HEM Ts. To avoid a large 
step from gate pad to mesa edge, mesas were not completely isolated down to the silicon 
dioxide buffer layer or semiinsulating GaAs substrate, respectively, fo r ELO or on-wafer 
HEM Ts.
2.4.4.4 DC and RF Performance of On-wafer HEMTs Without Gate Recess
An on-wafer HEMT with gate length L g = 1 Jim and gate width W g = 100 |im , operated in
depletion mode, had a saturated drain current !&<; = 210 mA/mm, a
50
Figure 2.24(a): Drain I-V characteristics of an on-wafer HEM T with alloyed 
contacts and without recessed gates. Gate width Wg = 100 pm. Vq = -0.2 V/step
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maximum transconductance gm = 108 mS/mm at Vgs = -1-6 V, gate source resistance Rqs 
= 3.1 O-m m , and gate-drain resistance R gd = 5 Q-mm. A drain I-V and a DC transfer 
characteristics o f the HEM T are shown in the Figures 2.24 (a) and (b), respectively. 
Contact resistance Rc = 0.35 Q -m m  and a specific contact resistance pc = 1.4 x 10" 6  Q.- 
cm 2  were obtained by four probe measurements on a transmission line tester fabricated on 
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Figure 2.24 (b): DC transfer and (c) RF characteristics o f an on-wafer HEM T 
with Lg = 1 |im , Idss = 210 mA/mm, gm-max = 108 mS/mm ft = 17 GHz, and 
fmax = 26 GHz
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Figure 2.24 (c) shows rf  current and power gains of the above mentioned HEMT. As seen 
in the figure, the HEM T had a unity current gain frequency ft = 17 GHz and a maximum 
frequency o f oscillation fmax = 26 GHz when operated in depletion mode with Vqs = -1.75 
V an d  VDS = 2 V.
2.4.4.5 DC and RF Performance of ELO HEMTs Without Gate Recess
A source-drain I-V and a transfer characteristics of a depletion mode ELO HEM T with 1.1 
Jim gate length and 100 |im  gate width are shown in Figures 2.25(a) and (b), respectively. 
As shown in the Figure 2.25 (b), the HEM T had a saturated drain current Idss = 200 




Figure 2.25 (a): Drain I-V characteristics of an ELO HEMTon Si0 2 /Si 
with gate width W g = 100 Jim. Scale: V g s , -0.2 V/step
The measured gate source and gate drain resistances were R g s  = 3.1 Q-m m  and R g d  =  
4.25 O-mm. Contact resistance obtained from transmission line measurements was Rc = 
0.55 Q-mm and specific contact resistivity pc = 4.1 x 10' 6  Q-cm2. These values are two to 
three times larger than those obtained with a thick n+ GaAs layer and recessed gates.
The lower gm value is due to a thicker spacer layer and higher source resistance. A unity 
current gain frequency ft = 14 GHz and a maximum frequency o f oscillation fmax = 12.5 
GHz were obtained for the same device biased at Vgs = -1.75 V and Vds = 2 V (Figure
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2.25(c)). The lower ft compared to the on-wafer HEM T is due to a longer gate length. 









Figure 2.25 (b): DC transfer characteristics o f an ELO HEMT on SiC>2 /Si with 















Figure 2.25 (c): RE characteristics o f an ELO HEMT with gate length 
Lg = 1.1 pm , ft = 14 GHz, fmax = 12.5 GHz
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2.5 Feasibility Study of ELO GaAs FETs for Small Scale Integrated Circuit
Integrated circuit fabrication requires uniform electrical characteristics o f FETs over large 
areas. It also requires that the FETs be stable when operated continuously over a period of 
long time. A ssessm ent o f the stability and the drain current and the transconductance 
distributions across an ELO HEM T wafer were done with this purpose. A statistical study 
o f key device param eter distribution in on-w afer and ELO  FETs is also required for 
validating the claim  o f ELO FETs being as good as on-wafer FETs. HEMTs described in 
the previous section were chosen for the purpose. The ELO  and the on-wafer HEMTs 
were made on samples chosen from the same part o f an OMCVD grown epitaxial material 
and processed following identical procedure. All the HEM Ts compared had 100 jim wide 
and 1.5 |im  long unrecessed gates with a source-drain spacing of 6.5 pm.
2.5.1 Drain Current Distribution in ELO HEMTs and On-wafer HEMTs
Drain currents in the on-wafer and the ELO H EM Ts were measured with 2 V across their 
drain-source term inals and zero gate bias. The drain current distributions across an on- 
wafer and ELO HEM T samples are shown in Figures 2.26(a) and (b), respectively. The 
distributions are sim ilar with mean 1 ^  = 206±12.5 mA/mm for ELO HEM T sample and 
Idss= 189±14 m A/mm  for on-wafer HEMT sample.
50
H








Figure 2.26(a): Saturated drain current distribution in an on-wafer HEM T sample
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Figure 2.26 (b): Saturated drain current distribution in ELO HEMT sample 
2.5.2 Intrinsic Transconductance Distribution in ELO and On-wafer HEMTs
W e have chosen to study variation in a maximum intrinsic transconductance gmi because it 
is a key FET param eter determ ining its high frequency perform ance and gain. Any 
degradation o f carrier density because o f ELO will be reflected in the transconductance gm 
since it is a figure o f merit directly affected by material quality. Intrinsic transconductance 
gmi is used as opposed to the extrinsic transconductance gme because it represents the true 
capability of the devices. W hereas extrinsic transconductance gme is a process dependent 
parameter, very sensitive to the source resistance which in turn depends on the gate-source 
spacing. All the HEMTs used for this study, did not have equal gate-source spacings, 
hence different extrinsic transconductances.
Figures 2.27 (a) and (b) show distributions o f intrinsic gmi across 7 mm x 10 mm area of 
on-wafer and 4 mm x 8  mm area samples o f ELO HEMTs, respectively. Both distributions 
are broad. On-wafer HEMTs had mean intrinsic transconductance o f 177±21 mS/mm and 
the ELO HEMT had mean intrinsic transconductance of 180± 22 mS/mm. Twenty two on- 
wafer HEMTs and fifteen ELO HEMTs were used for this analysis. The analysis shows 
that there is no significant difference between the two populations. In o ther words, ELO 
HEMTs are as good as on-wafer HEMTs.
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Figure 2.27: Distributions of intrinsic transconductance across (a) an on-wafer 
HEMT and (b) an ELO HEMT sample
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2.5.3 S tab ility  A ssessm ent o f EL O  H E M T s
An ELO HEM T with 1.5 pm gate length and 100 pm  gate width was operated continuously 
at room temperature for 115 hours with Vds = 2 V, Ids = 15 niA, and Vgs = -1 V. Figures 
2.28 (a) and (b) show the DC transfer characteristics of the HEMT before and after ageing. 
As seen in the figure, no significant difference in the characteristics is observed. Increased 
gate leakage from  ageing would result in increased drain current near pinch-off. A 
comparison o f the Figures 2.28 (a) and (b) suggests that the gate leakage has not changed 
significantly. The pinch-off voltages before and after ageing are -2.4 V and -2.35 V, 
respectively. This shows that the ELO HEM Ts are stable for continuous operation over 
short period o f time. However, no predictions about device reliability can be made from 
these observations. Long term device reliability assessment requires accelerated test 









Figure 2.28 ( a ) : DC transfer characteristics o f an ELO HEMT before 115 hour 
continuous operation under DC bias.
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Figure 2.28 ( b ) : DC transfer characteristics o f  an ELO HEMT after 115 hour 
continuous operation under DC bias.
2.6 S um m ary
The experiments with ELO GaAs M ESFET and HEMT development are summarized in the 
Table 2.2. As seen in the table, DC and R F characteristics of ELO and on-wafer devices 
are not significantly different. For the m ost ELO FETs, the high frequency figure of merit 
fmax is slightly lower than the f t. It may be owing to parasitic capacitance of the gate. 
These results suggest that the ELO  preserves electrical characteristics o f  FETs with 
substantial improvement in electrical isolation and sidegating over the on-wafer devices. 
Nevertheless, the problems to be solved before the strength o f ELO can be fully exploited 
are not trivial. One o f the challenges o f working with the ELO material is Van der W aals 
bonding o f the film to the new host. From m y experience, Van der Waals forces alone are 
not always sufficient to hold the ELO film  in place. As shown in section 2.4.2 some kind 
of external reinforcement, such as tacking the mesas down by ohmic metal before mesa 
isolation, is required. For m aking FET s on conducting substrates, choice o f a low 
dielectric constant buffer layer with appropriate thickness is important to preserve the high 
frequency response. Non-uniformity in wet chemical etching o f the ELO GaAs film lead to 
the developm ent o f  FETs w ithout recessed gates. Increased parasitic resistance and 
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To summarize: in spite o f  its shortcomings, ELO presents a potential alternative to the 
hybrid integration o f GaAs FETs on insulating substrates for microwave applications.
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Table 2.2: Summary of ELO FET experiments VO
CHAPTER 3
Langmuir-Blodgett Thin Films For Optoelectronic 
Device Applications
3.1 Introduction
Thin film s o f cadmium and zinc salts o f arachidic acid have been deposited using the 
Langmuir-Blodgett (LB) technique. The study o f diffusion behavior o f cadmium and zinc 
from  this novel source in Ino.5 3 Gao.4 7 As/InP is a subject o f this chapter. Highly doped 
(N a  = 2-4 x 101 9  cm -3  ) shallow (xj -0 .1  to 0.4 nm ), p+-n junctions are obtained. PIN 
photodetectors and Junction F ield  E ffect T ransistors (JFETs) are fabricated  as 
demonstration o f the usefulness o f the new technique. The JFET had a saturated drain 
current IdSs = 50 mA/mm, and transconductance gm-max = 80 mS/mm. The 40 pm  
diam eter PIN photodetector with a 2.3 pm  thick absorbing layer had internal quantum 
efficiency 1) j = 84 %, responsivity R = 0.88 A/W , and bandwidth B = 2 GHz.
Section one is a general introduction to the properties o f InGaAs/InP. H istorical 
background of LB films is described in section two. Section three is a review of shallow 
p + -n junction  fabrication techniques in InGaAs/InP. LB film  deposition system , 
characterization techniques, and its application to Cd and Zn diffusion are described in 
section four. LB film application to JFETs and PIN photodetectors are described in section 
five. Results are summarized in section six.
The development o f a new diffusion source using LB films has benefited by the expertise 
o f  Dr. Nick Schlotter in characterizing LB films as well as diagnosing problems with the 
LB deposition. Thanks are also due to Dr. C. C. Chang for Auger Electron Spectroscopy 
(AES) on LB films and Dr. Steve Schwarz for Secondary Ion Mass Spectrometery (SIMS) 
profiling of Cd and Zn diffused InGaAs/InP layers. Dr. Raj Bhat provided InGaAs/InP for 
Cd and Zn diffusion study as well as for PIN photodetector and JFET fabrication.
Ino.5 3 Gao.4 7 As (referred to as InGaAs) lattice matched to InP has a high low-field electron 
mobility and a high electron saturation velocity as well as a large separation between T and 
L valleys o f the conduction band. M oreover, its absorption coefficient is high in the 1.3- 
1.55 pm wavelength range, which coincides with the lowest loss in the silica optical fibers 
used for lightwave communications. These properties make InGaAs desirable material for
5 0
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high speed FETs and photodetectors, hence, optoelectronic integrated circuits (OEIC) for 
optical communication. PIN photodetectors fabricated in InGaAs/InP have been in use for 
a long time and its technology is quite m ature . 3 8 " 3 9  Because o f its narrow -0 .7 5  eV 
bandgap, low leakage current Schottky barriers, useful for efficien t drain current 
modulation, are difficult to form. HEM Ts in InAlAs/InGaAs/InP with excellent DC and 
high frequency performance have been fabricated, but their integration with InGaAs/InP 
PIN photodetectors is difficult due to differences in their processing. JFETs are potential 
candidates for integration with PIN photodetectors for OEICs because of sim ilarities of 
their fabrication processes. This will become clear toward the end o f this chapter where 
fabrication processes o f both o f them  are described. For high perform ance n-channel 
JFETs, highly doped p+ , shallow and short ( <1 jim) gates are a must. Shallow p+ -n 
junctions are also required for high speed PIN photodetectors. Cadmium or zinc diffusion 
from a LB film can meet the challenge of highly doped, shallow p+-n junction formation.
3.2 H istorical B ackground of LB  Film s
Deposition of thin, organic films from  a water based trough is well known. Historical 
references o f spreading oil on rough sea for its calming effect dates back to Aristotle. In 
modem times, Benjamin Franklin was the first one to show that when a small amount of oil 
is spread over a large area o f water, a continuous film o f few nanom eter thickness is 
formed at the surface. However, credit for making systematic study o f m onolayers of 
amphiphilic compounds at the air-water interface of a trough belongs to Irving Langmuir .40  
The first paper on multilayer deposition of carboxylic acid on a solid substrate from an air- 
water interface was published by Langmuir's colleague Katherine Blodgett .41 Therefore, 
the deposition technique is referred to as a Langmuir-Blodgett film deposition method. The 
simple LB trough has evolved into a sophisticated, computer controlled deposition system 
over a period o f several decades. LB films also have come long way from being o f purely 
academ ic interest to the m odern electronic and optoelectronic device applications. 
Electronic devices incorporating LB film as their integral part include solar cells 4 2  
m em o ries ,4 3  MISS sw itches ,4 4  field-effect tran s is to rs 4 5  M ISIM  photodetectors 4 6  
MISFETs47  and HEMTs.4S These applications deal with only one aspect o f the LB films, 
namely, its insulating nature. As-deposited or oxygen plasm a (referred to as oxyplasma) 
treated LB films are employed in all o f the above device applications. The oxyplasma 
treatment of the LB films results in the decomposition o f the fatty acid salt into a metallic 
oxide, hydroxide or carbonate . 4 6 -4 7 -4 8  This is discussed in detail in the section on LB film
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characterization. The devices incorporating as-deposited LB films have been observed to 
degrade with the passage o f time owing to degradation o f the organic part o f the LB film. 
However, the devices with oxyplasm a treated LB films are expected to be more stable 
because o f the removal o f m ost o f the hydrocarbons during device processing. It may be 
possible to use m etal ions as a dopant source in sem iconductor after hydrocarbon 
removal4 6 ' 4 9  from the LB deposited fatty acid salts. This hypothesis has been investigated 
in detail in this chapter.
3.3 Cadmium and Zinc Diffusion from Conventional Sources
Cadmium and zinc incorporation in InGaAs/InP from conventional sources such as doped 
spin-on glass, ion implantation and solid state diffusion is reviewed briefly in this section 
to put the work on proposed novel source in proper perspective.
V arious methods o f acceptor incorporation for shallow junction fabrication in III-V 
compound semiconductors have been used, such as diffusion from a solid impurity source 
in a c losed  am poule5® io n - im p la n ta tio n 5 1  d iffu s io n  from  doped , spun-on  
Si0 2 5 2  and Z1O 2 53 films, and diffusion from an electroplated and re-evaporated layer of 
zinc on GaAs . 5 4  Each of these techniques have problems associated with them. It is hard 
to scale-up the closed ampoule diffusion for large samples and accurate control of total 
dopant dose as well as junction depth is difficult. Co-implantation5 1  o f phosphorus and 
beryllium in InP done at 100 and 20 KeV, respectively, gives a fairly shallow junction but 
radiation damage to the crystal lattice from such high energies may not be completely 
removed without substantial diffusion o f the dopant. W hen Si3 Na is used as a protective 
cap for diffusion, zinc from a spin-on source sometimes reacts with the cap at the diffusion 
temperature and forms a compound which is difficult to rem ove . 52
A new source for controlled acceptor diffusion from LB deposited films o f cadmium (or 
zinc) arachidate (Cd(Zn)-Ar), the cadmium(zinc) salt o f arachidic acid [H3 C(CH 2 ) 1 8  
COOH] described in the next section avoids the problem s associated with the other 
sources. This new source offers the following advantages over the conventional sources.
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1. The LB film can be easily patterned by lift-off for selective area diffusion.
2. The total acceptor dose is determined by the number o f  LB film monolayers, 
each of which has a fixed density o f Cd(Zn) atoms (2 x 101 4  cm-2); even lower 
densities may be obtained by diluting the Cd(Zn) in the LB film.
3. This simple, room temperature technique presents a safer method of handling 
potentially toxic materials such as Cd.
4. It can also be used as a dopant source of any other material capable o f forming 
a fatty acid salt at the air-water interface of the trough.
5. Unlike closed ampoule diffusion, the size of the substrate is not limited by 
ampoule volume. Virtually, any size substrate can be used with appropriate trough 
depth and surface area.
3.4 Cadmium and Zinc Diffusion in InGaAs/InP from LB Film
Deposition o f LB film monolayers containing Cd and Zn is described in this section along 
with their characterization techniques.
3.4.1 LB Film Deposition System and Technique
M onolayer and m ultilayer deposition o f fatty acids and salts o f  fatty acids using an LB 
trough is well developed .5 5 ' 5 6  The LB deposition system used in this work is based on a 
Joyce-Loebl computer controlled trough with a constant temperature bath. Top and cross 
sectional views o f the LB trough are shown in Figures 3.1. Approximate dimensions of 
the trough are 50 cm x 20 cm. The trough is ~ 8  cm deep where the sample is dipped and 
~3 cm deep everywhere else. A s shown in the Figure 3.1 the trough is surrounded by a 
movable barrier o f Teflon tape and kept on an air cushioned table for isolating it from 
vibrations. The deposition system is housed in a dust free chamber with filtered air supply 
under slightly positive air pressure. The trough is filled with a buffered aqueous sub-phase 
o f 2.5 x 10 M CdCl 2  (ZnCl 2 ) and 1 x 10 ^  M NaHCC>3 . The pH o f the buffer solution 
must be maintained constant, slightly acidic, because Cd and Zn ions precipitate cut of the 
solution under basic pH (>7) conditions. The choice o f  C dC h  or ZnCl 2  depends on the
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required dopant. Fifty microliters of 1.45 x 10 ' 2  M arachidic acid in chloroform  is spread 
over the trough forming a m onolayer o f  the arachidic acid upon evaporation o f the 
chloroform. The H+ ion in the carboxylic acid group (-COOH) o f arachidic acid (Figure 
3.2(a)) is displaced by Cd+ 2  (Zn+2) ion from the sub-phase to form Cd(Zn)-Ar, a complex 



















Figure 3.1: (a) Top view and (b) cross sectional view of the LB trough
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Deposition o f LB film  onto a hydrophilic sem iconductor substrate, held vertically to the 
film surface, is accom plished by slowly lowering in and raising it out o f the trough at a 
constant speed with a computer controlled arm, pausing for 1 0  seconds at the end o f each 
pass to allow water trapped in the deposited Cd(Zn)-A r film to drain and to let the surface 
m onolayer o f the LB film  relax and attain equilibrium . A m onolayer of Cd(Zn)-A r is 





































































(A) Arachidic Acid, CH3 (CH2)18COOH (B) Cadmium Arachidate
Figure 3.2: (a) A molecule of arachidic acid at air-water interface just before the 
acidic(-COOH) group reacts with Cd+ ions from  buffer, (b) Cadmium 
arachidate at the air-water interface of the LB trough
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For a continuous, uniform , dom ain-free film , the surface pressure, m onitored by a 
W ilhelm y plate and a m icro-force balance, must be held constant during the entire 
deposition process. This is accom plished by displacing the m ovable Teflon barrier 
surrounding the surface m onolayer o f Cd(Zn)-A r to com pensate for the m olecules 
transferred to the substrate. Typical parameters for a LB deposition experiment are: surface 
pressure o f 30 mN/m, barrier com pression rate o f  2 cm 2  /m in, buffer pH o f 6 -6 .6 , 
substrate dipping rate o f  8  mm/min and buffer temperature o f  18°C. The result o f  the LB 
deposition is a continuous Cd(Zn)-Ar film  whose thickness can be precisely controlled by 









Figure 3.3: LB film deposition on a hydrophillic substrate. One monolayer of 
LB film is transferred to the substrate with each pass in (a) and out (b) of the trough
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3.4.2 Diffusion Procedure
Eight m onolayers o f  Cd(Zn)-Ar were deposited on 0.5 |im  thick Ino.5 3 Gao.4 7 As with two 
different background dopings n = 3 x 101 4  cm ' 5  and n = 6  x 101 5 c n r 5  grown by organo- 
metallic chemical vapor deposition (OMCVD) on semi-insulating InP substrates. After the 
deposition, the organic part o f the film was rem oved by an oxyplasma treatment. Auger 
analysis indicated5 7  that approximately one LB m onolayer worth of Cd-Ar is lost during 
this processing, so the resulting surface concentration o f  Cd(Zn) is 1.4 x 1015  cm '2. Both 
sides o f  the substrate were then capped with 80 nm of either Si0 2  or Si3 N4 , deposited by 
plasma enhanced chemical vapor deposition (PECVD); unless otherwise stated, the cap 
was SiC>2 - Cadmium diffusion was done under flowing argon on a graphite plate heated by 
quartz lamps for various time periods (2 to 40 minutes) and temperatures (550 to 625°C). 
The temperature o f the graphite plate can be ramped up or down rapidly, facilitating tighter 
control o f junction depth as opposed to conventional furnaces requiring ramp up/down time 
o f the order o f diffusion times, in case of a short diffusion. Zinc was diffused at 600°C for 
4  to 16 m inutes. Zinc diffusion could be done at as low as 450°C. No surface 
degradation o f the substrates from the diffusion was observed under an optical microscope.
3.4.2.1 Patterned Diffusion Without a Mask
Stresses at the diffusion mask edge is a m ajor problem  in patterned diffusion from the 
conventional sources, causing a sharp curvature in the junction which lowers the junction 
breakdown voltage. The biggest strength of the LB film diffusion source is in its capability 
o f patterned diffusion without using a diffusion mask. A mask-less patterned diffusion 
procedure is shown in Figure 3.4.
Because the diffused regions cannot be distinguished from  the regions with no diffusion, 
the first two steps are used to put down alignment marks for later processing steps. A thin 
(—100 nm) layer o f  Si3 N 4  is deposited on substrate using PECVD. Next, the Si3  N4  is 
removed from every where except near the edges (Figure 3.4(b)). A desirable pattern is 
now defined on the substrate and in Si3 N 4  using photoresist (Figure 3.4(c)). The pattern 
in the Si3 N4  serves as alignment mark for future processing. The LB film is deposited 
next and treated with oxyplasma. The photoresist is now dissolved with acetone, leaving a 
patterned film o f Cd or Zn on the substrate. Next, the substrate is capped with protective 
silicon dioxide on both sides and diffused at high temperature. Since, no mask is present 
during high temperature diffusion there are no stresses from  the mask at high temperature
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due to large difference in the thermal expansion coefficients o f  the m ask and the 
semiconductor.
The mask-less diffusion procedure described above requires one extra m ask level. Since 
we used an existing mask set for our preliminary experiments, we could not do the mask- 
less diffusion process described above and had to use a silicon nitride m ask for patterned 
diffusion which resulted in lower junction breakdown voltage. This will be seen in the 
section on JFET and PIN photodetector fabrication using LB film.









SiN removal from everywhere 
except along periphary
I  Pattern definition in photoresist
LB film deposition 
Oxyplasma treatment 
of the LB film
PECVD S i0 2 mask for 
diffusion
Diffusion a t 600 °C 
SIO 2mask removal
Figure 3.4 : Patterned diffusion scheme without a mask using LB film diffusion source 
3.4.3 C haracte riza tion  o f As-deposited and  O xyplasm a T rea ted  LB Film s
During the above-mentioned processing sequence, the LB film deposited substrates were 
characterized at various stages using Grazing Incidence Infrared (GIIR) spectroscopy and 
Auger Electron Spectroscopy (AES).
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GIIR spectroscopy was performed to determine whether the LB film was deposited as free 
acid (arachidic acid) o r as a fatty acid salt Cd-Ar. The grazing angle perm its the 
measurement of the absorbance spectrum for a polarization normal to the substrate. The 
spectra were taken with a BOMEM DA-3 FTIR (Fourier Transform Infrared) spectrometer 
using a mercury cadmium telluride detector. The LB films for GIIR studies were prepared 
by LB deposition on gold surfaces. The metal surfaces were prepared by evaporating 5 nm 
o f titanium or nickel followed by 150 nm o f gold on a glass microscope slide. The GIIR 
spectrum o f 10 monolayers o f Cd-Ar is shown in Figure 3.5(b). The cadmium carboxylate 
structure has symmetric and anti-symmetric modes that are observed in the GIIR spectrum 
at 1432 cm -1  and 1542 c m '1, respectively .58  A  GIIR spectrum o f a bulk sample of arachidic 
acid taken from  Ref.[58] is shown in Figure 3.5(a). The doublet at 1695 cm ' 1 and 1705 
cm ' 1 in the spectrum o f bulk arachidic acid is associated with the acidic head group - 
COOH. The absence o f this doublet and the presence o f strong metal carboxylate peaks at 
1432 cm ' 1 and 1542 cm ' 1 in the spectrum of the as-deposited film indicate that the film is 
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Figure 3.5: (a) A GIIR of bulk arachidic acid in KBr palle t Notice the doublet 
at 1695 cm ' 1 and 1705 cm ' 1 (circled) indicating the presence o f acidic group 
(-COOH). (b) A GIIR of as-deposited Cd-Ar on glass. The absence of doublet 
indicates that the LB film contains fatty acid salt (Cd-Ar) and negligible free acid.
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GIIR also gives us information about the orientation o f the Cd-Ar molecules with respect 
to the substrate. The spectrum obtained has the electric field component of the IR radiation
J  0 )
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Figure 3.6: (a) Auger spectrum o f as-deposited Cd-Ar on Si showing a low 
concentration of cadmium as compared to carbon, (b) Auger spectrum of 
oxyplasma processed LB film showing much larger intensity o f cadmium peak as 
compared to carbon, plotted on a more sensitive scale.
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peipendicular to the substrate surface; the stronger intensity o f the 1432 cm ' 1 relative to the 
1542 cm ' 1 peak indicates that the molecules are oriented approximately perpendicular to the 
substrate . 5 8
AES showed that the oxyplasma treatment reduces the amount o f hydrocarbons to a low 
level while leaving most o f the Cd in the film.
The Auger spectra o f  as-deposited and oxyplasm a processed Cd-Ar on Si are shown in 
Figure 3.6 (a) and (b), respectively. It should be noted that the Auger spectrum of the 
oxyplasma processed LB film is plotted at a higher sensitivity. In these spectra, the peaks 
at 320 and 380 eV are associated with Cd. Metallic cadmium however, exhibits5 9  distinct 
Auger peaks at 321, 367, 376 and 382 eV. The shift to lower energies by 1-2 eV in the 
spectra o f  the as-deposited and oxyplasm a treated LB films indicates the presence o f 
cadmium in the form of compounds such as cadmium oxide, hydroxide or carbonate. A 
more detailed study is required to identify the compounds unambiguously. In the spectra 
of as-deposited and oxyplasma treated films, the peak at 273 eV is associated with carbon.
Auger spectra o f as-deposited and oxyplasm a treated m onolayers of Zn-Ar on silicon 
substrate are shown in Figures 3.7(a) and 3.7(b), respectively. Peaks between 835 and 
1040 eV are associated with zinc in the spectra o f  as-deposited as well as oxyplasma treated 
films. These peaks are shifted5^ to lower energies by 1-2 eV, from those o f pure metallic 
Zn, similar to the Cd case, indicating presence o f Zn in form of compounds such as zinc 
oxide, hydroxide, carbonate or some combination of these.
A comparison o f the relative intensities o f the zinc, cadmium and carbon in the spectra of 
as-deposited and oxyplasma processed LB films clearly demonstrate that the oxyplasma 
treatment significantly lowers the hydrocarbon content in the LB films. The intensity o f the 
Cd peaks is consistent with a surface concentration o f 1.4 x 10 1 5  cm '2.
3.4.4 Characterization of Cadmium and Zinc Diffused InGaAs Layers
Cadmium-diffused samples were profiled using SIMS and differential Hall techniques. In 
the differential Hall technique a conventional Hall m easurem ent was performed on the 
sample with a Van der Pauw geometry after repeatedly etching a thin layer (~10 nm) of 
material using either a selective chemical etchant (1 H 3 PO4  :1 H2 O 2 : 38 H2 O, etch rate ~2 
nm/sec) or anodizing etch (0.1 M KOH in deionized H 2 O, etch depth -2 .5  nm/volt). The
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sheet carrier density from the Hall measurements was numerically differentiated to obtain 
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Figure 3.7: (a) Auger spectrum of as deposited Zn-Ar on Si. The smaller peak 
o f Zn compared to C indicates that Zn content is lower compared to C. (b) Auger 
spectrum of oxyplasma treated Zn-Ar, plotted on a more sensitive scale. Higher 
intensity of Zn peak indicates that oxyplasma removes the C in the Zn-Ar LB film.
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for 10, 20 and 40 minutes are shown in Figure 3.8. The dependence o f  the junction depth 
xj on the diffusion time yields a diffusion coefficient of 1-2 x 10 '1 3  c m 2  sec- l  at 600°C, 
in agreement with that reported (2 x 10 *1 3  cm2  sec*1) by Aytac, et. al .4 7
With the SiC>2 cap, about 10-20% of the total cadmium dose could be incorporated into the 
InGaAs and the peak carrier concentration o f 2 x lO1̂  cm *3  occurred at about 50-100 nm 
beneath the surface. On the other hand, in samples capped with Si3 N4  the total sheet 
carrier concentration was two to three tim es larger and the peak acceptor concentration 
occurred at the surface. W e believe that these differences are due to the stresses o f the cap. 
PECVD Si3 N4  and Si0 2  are known to be under tension60  and compression, respectively.
10 
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Figure 3.8:Differential Hall profiles of Cd diffused InGaAs/InP. Diffusion 
temperature; 600°C, Cd source; 1.4 x 101 5  cm*2, Time (a) 10 (b) 20 and 
(c) 40 minutes
For a low cadmium source o f  2 x 101 4  cm *2  and a long (20 m inutes, 600°C) diffusion 
time, the peak acceptor concentration is reduced to 50% of that obtained with a 12 minute 
diffusion and a long tail develops in the carrier profile (Figure 3.9). T his is due to
17
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redistribution o f acceptor Cd after the diffusion source is exhausted. A comparison of 
integrated dopant densities o f the two indicates that Cd incorporation after 20 minute 
diffusion is more than that after 1 2  minute diffusion.
Figure 3.10 shows SIMS profiles o f Cd diffused InGaAs/InP for various temperatures and 
times with a constant Cd source o f 1.4 x 1015  c m '2. The SIMS depth profiles o f Cd were 
obtained in an Atom ika 3000-30 ion microprobe using 6  KeV Cs+ ion bombardment with
0.17 |im  thick silicon dioxide cap on each sample. Sputtered com posite ions of CsCd+ 
were monitored. A Cd implant into an InGaAs/InP superlattice (40 nm InGaAs/ 10 nm InP 
x 2 0  periods) was employed as a standard such that the indicated concentration scale in the 
figure is accurate within a factor o f two. The CsCd+ signal was normalized to the Ga+ 
signal measured simultaneously to account for variations in beam current. An equivalent 
background of 1.5 x 101 8  cm ' 3  was then subtracted from each profile to account for 
instrumental background. The profiles therefore do not extend below 101 8  cm ' 3 in the 
figure. Since the profiles were normalized to Ga, they are m eaningless within the oxide 
and are not shown in this region. As each profile was treated in precisely equivalent 
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Figure 3.9: Differential Hall profiles of Cd diffused InGaAs showing the effect 
o f dopant dose depletion. Diffusion temperature: 600°C, Cd source: 2 x 101 4  cm ' 2
As seen in the SIMS profiles, for short diffusion time, a maximum concentration o f the 
acceptors occurs at about 1 0  nm beneath the surface rather than at the surface where it is
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expected to be from the solution of the diffusion equation. A sim ilar behavior was also 
observed in the samples characterized by differential Hall technique. This anomalous 
diffusion behavior is attributed to the stresses o f the SiC>2 diffusion cap arising either from 
its intrinsic stress or from the iarg<* difference in the coefficients o f the thermal expansion of 
the SiC>2 (5 x 10 ' 7  per°C) and InGaAs/InP (5-7.4 x 10' 6  per°C). This results in a stress
in the sem iconductor that is greatest at the surface. The anomalous diffusion behavior 
arises because the diffusion coefficient which depends on stress , 6 1 ' 6 2  varies with depth. 
For longer diffusion times, maximum acceptor concentration occurs at the surface because 
o f the redistribution o f the acceptors after the diffusant dose has exhausted.
Feasibility o f Zn diffusion in InGaAs from the LB film was also investigated. Preliminary 
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Figure 3.10: SIMS profiles of Cd diffused InGaAs/InP for different 
temperatures and time. Cd dose: 1.4 x 1015  cm ' 2
Figure 3.11 were obtained by C>2 ion bombardment on the samples diffused at 600°C for 
4, 10 and 16 minutes with the Zn sources o f 1 x 101 5  cm ' 2  for 4 and 16 minutes and 1.4 x
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10 1 5  cm ' 2  for 10 m inute diffusion. A Zn implanted InGaAs/InP sample was used a 
standard such that the indicated scale of ion count is accurate within a factor of two. Base 
line in the figure corresponds to an equivalent instrumental background o f 1 x 1 0 1 7  cm '3. 
A maximum zinc concentration o f  5 x 1019  cm ' 3 is obtained for a 16 minute diffusion at 
600°C.
3.5 Example Applications of LB Film to Optoelectronic Device Fabrication
Junction Field Effect Transistors (JFETs) and PIN photodetectors were fabricated using Cd 
diffusion from LB deposited Cd-Ar monolayers. Electrical characteristics o f JFETs and 













Figure 3.11: SIMS profiles o f Zn diffused InGaAs/InP. Zn dose: 1.4 x 1 0 ^  cm '2, 
Diffusion temperature: 600°C, Time (a) 10 (b) 4 and (c) 16 minutes
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3.5.1 Junction Field-Effect Transistors
Low Schottky barrier heights and the absence of a good insulator in the InGaAs/InP system 
pose a challenge to  the developm ent o f good field-effect transistors in this system. These 
shortcomings have stim ulated the device researchers' interest in Junction Field-Effect 
Transistors (JFETs). An N channel JFET fabrication requires fabrication o f a p type gate 
electrode over the channel for current modulation in the channel. W hile p-n junction gates 
can be epitaxially grown, it is difficult to include simultaneously an n+ cap layer for low 
source resistance. JFETs with junctions diffused into epitaxially grown channel and n+ cap 
layers can have low er source resistance and therefore higher extrinsic transconductance 
(g m ), an important figure o f  merit. For high performance diffused JFETs, the junction 
must be shallow and highly doped. Compared with a graded junction, an abrupt (shallow) 
junction can deplete more channel for a given change in gate bias, resulting in a higher gm. 
A high gate doping sim ilarly will deplete more channel for a given change in gate bias as 
well as decrease the gate resistance. A major parasitic contribution to the gate capacitance 
for short ( < 1  pm ) gate lengths is the sidewall capacitance which becomes small only when 
the junction depth is smaller than the gate length. JFET fabrication using Cd diffused p+ 
gates, as described in the next section meets these requirements.
3.5.1.1 JFET Fabrication and DC Characteristics
For JFET fabrication a 250 nm n+ InGaAs cap, a 10 nm n+ InP stop etch, and a 400 nm 
thick n = 6  x 10 1 6  cm ’3  InGaAs channel were grown on a semiinsulating InP substrate by 
OMCVD. The JFE T  was fabricated following the process sequence outlined below. The 
fabrication sequence is also shown in Figure 3.12.
(a) Mesa definition by photolithography and isolation down to the semiinsulating 
InP substrate by ion milling.
(b) Eighty nm  silicon nitride mask deposition by PECVD.
(c), (d) 1. G ate window definition in SiN by photolithography and CF4  plasma 
etching o f  SiN  for Cd diffusion.
2. The n+ InGaAs contact layer etching from the gate window by 1 H 3 PO4 :
IH 2 O2  : 38 H 2 O and n+stop-etch removal by 1 HC1: 10 H 3 PO 4




(c ) , (d) 
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Figure 3.12: JFET fabrication sequence
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3. Eight monolayers o f Cd-Ar LB film deposition.
(e), (f) 1. O2  plasma treatment o f Cd-Ar LB film.
2. PECVD o f  ~150 nm thick SiC^ cap for diffusion.
(g) P+ gate formation by Cd diffusion at 600°C in a rapid thermal annealer.
(h) N-type ohmic contacts to the source and drain.
(i) Ti/Au gate metallization.
Figure 3.13 shows a source-drain I-V characteristics o f  a typical JFET. The JFET had a 
saturated drain current IdSS = 50 mA/mm, transconductance gm = 80 mS/mm, contact 
resistance obtained from transmission line m easurem ents Rc = 0.11 £2-mm, and gate- 
channel breakdown voltage Vb = 1.6 V. The channel breakdown was increased to 3.5 V 
by isolation o f diffused p+ gate from the channel, as shown in the Figure 3.12(j). The p+- 
n+ junction, as shown in Figure 3.12 (g), leads to a lower gate breakdown voltage. The 
low junction breakdown voltage may also be from a sharp curvature in the gate-channel 
p+n junction leading to a high field region along the gate periphery. Formation o f a sharp 
curvature in the gate-channel junction is attributed to the stresses o f SiN cap.
- 0.6
Figure 3.13: Drain I-V characteristics of a JFET made using Cd diffusion from 
the LB film. Vg/  step = -0.2 V.
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3.5.2 PIN Photodetectors
A PIN photodetector is essentially a p-n junction diode with an intrinsic, light absorbing 
layer sandwiched between the p and the n type electrodes. A PIN photodetector is operated 
with small ~5 V reverse bias across it such that the intrinsic layer is completely depleted. 
When light o f appropriate wavelength is shone on the detector, hole-electron pairs are 
generated in the depleted, intrinsic layer with the absorption o f photons. The holes and the 
electrons are separated by the electric field in the intrinsic layer and collected by the p and 
the n type electrodes, respectively. W ith a field o f greater than 2 x 104  V/cm, the charge 
carriers traverse the intrinsic layer with saturation velocity. The internal quantum 
efficiency, the ratio o f the carrier pairs generated per incident photon, o f the detector is 
given by
T\i = (1  - e - a d ) 100%  (3.1)
where a  is the absorption coefficient of the intrinsic layer in cm-1, and d is the thickness of 
the intrinsic layer in cm. The responsivity, R, o f the PIN photodetector, defined as the 
current produced per unit optical power incident, is given by
R 0.805 rji X (3.2)
h v
where v is frequency o f incident radiation and X is the wavelength o f the incident radiation 
in p.m. Thus, the detector responsivity depends on its quantum  efficiency and the 
wavelength of the incident radiation.
The bandwidth o f the PIN photodetector depends on the carrier transit time across the 
intrinsic layer and the RC tim e constant of the detector. For the detector with thick 
intrinsic layer, quantum efficiency is high but carrier transit time is also high which limits 
its bandwidth. Shorter transit times are obtained with a thinner intrinsic layer which 
increases the detector capacitance and decreases its quantum efficiency. The bandwidth of 
a detector with thin absorbing layer is lim ited by its capacitance. Thus the PIN 
photodetector bandwidth is either transit time limited or capacitance limited. The bandwidth 
of a transit time limited detector is given by
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where v s is the saturation velocity o f holes. The bandwidth o f  the capacitance limited 
detector is given by
B = -------    (3.4)
2 ti R C
where C is the detector capacitance in Farads and R is the resistance o f  the measurement 
circuit. A good PIN photodetector design is a com prom ise between the two extremes 
described above.
While shallow p+-n junctions are not an absolute requirem ent for PIN photodetectors, their 
use can certainly im prove the detector perform ance. F o r a top illum inated PIN 
photodetector with a highly doped, shallow p+-n junction, carrier generation in the low 
field surface region is low, so the loss of quantum efficiency is minimum. W ith fewer 
carriers in the low field surface, diffusion o f  electrons, a  slow charge transport process, 
can be kept lower for high speed signal detection. A nother advantage o f diffused junction 
is that local diffusion o f acceptors through a mask can result in photodetectors with dark 
currents approaching the theoretical m i n i m u m .6 3  The shallow p+-n junction fabrication 
technique developed in the previous section can readily be used for such photodetector 
fabrication.
3.5.2.1 PIN Photodetector Fabrication
A PIN photodetector was fabricated in an OM CVD grow n epitaxial layer structure 
consisting of a 100 nm  undoped InP and 2.5 p.m thick intrinsic InGaAs on n+ InP wafer. 
The photodetectors were fabricated by selective diffusion o f  Cd from the LB film through a 
window in silicon nitride mask. The complete fabrication process is outlined below.
1. One hundred nm silicon nitride mask deposition by PECVD.
2. Active area definition for diode by photolithography and selective etching of 
SiN by CF4  plasma.
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Figure 3.14: Cross section of a PIN photodetector fabricated using Cd diffusion from LB film to
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3. Eight to twelve monolayers o f Cd-Ar deposition in LB trough.
4. Oxyplasma treatment o f Cd-Ar to remove hydrocarbons from it.
5. One hundred fifty nm Si0 2  cap deposition by PECVD.
6 . Cd diffusion at 600°C for 20 minute under flowing argon in a furnace.
7. Ohmic contact to the top p+ electrode.
8 . N-type ohmic contact to the back side.
9. Simultaneous annealing of p and n-type ohmic contacts in a rapid thermal
annealer at 420°C for 20 s under flowing argon.
Figure 3.14 shows a cross section o f a completed PIN photodetector. A typical reverse I-V 
characteristics of a 30 |im  diameter diode in dark is shown in the Figure 3.15. As seen in 
the figure, the detector had a dark current o f 100 pA at -5 V reverse bias. This is 
comparable to that obtained in PIN photodetectors m ade by conventional diffusion 
technique. The dark current is low because the only part o f the junction that is exposed and 
therefore can be a source of generation current, occurs in the wide bandgap InP rather than 
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Figure 3.15: PIN photodetector characteristics in dark. 
Detector diam eter: 30 (im,Dark current: 100 pA at -5V
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A new epitaxial layer structure on semiinsulating InP was designed to make photodetectors 
for OEICs which required low capacitance at the am plifier input. The OM CVD grown 
layer structure on semiinsulating InP had 10 nm  cap layer o f undoped InGaAs, 100 nm 
undoped InP, 2.5 p.m absorbing layer o f intrinsic InGaAs, 50 nm n+ InP etch stop, and 
250 nm  n+ InGaAs for ohmic contact to back side o f PIN. The thin InGaAs layer on top 
prevents a chemical reaction between InP and ammonia from a mixture o f silane, ammonia, 
and argon gases used for PECVD silicon nitride deposition. About 0.2 |im  o f intrinsic 
InGaAs is converted into p+ and the remaining 2.3 Jim of the intrinsic InGaAs absorbing 
layer yields -89%  internal quantum efficiency. DC and pulse response characteristics of 
these detectors are described in the next section.
3.5.2.2 PIN Photodetector Characterization
Photodiodes with 2.3 )im absorbing layer and 40 Jim diameter were characterized using a
1.3 micron wavelength laser pulsed at 40 ps FW HM . The laser light was coupled into the 
detector by a single mode, pig-tailed silica optical fiber. An internal quantum efficiency Ti; 
= 84% and a responsivity R = 0.88 AAV were obtained. The detector had a reverse 
breakdown voltage Vb = -2.5 V. The lower breakdown is attributed to the stresses o f the 
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Figure 3.16: Pulse response o f a PIN detector made using Cd diffusion from 
the LB film.The full width at half maximum (FWHM) is 160 ps, which 
corresponds to 2 GHz bandwidth
A measurement set up used for obtaining pulse response o f the photodetector consisted of 
an H P 8656 signal generator and a Tektronics sampling scope TEK 7854 with trigger
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m odule S-53 and a sampling head S-4. As shown in Figure 3.16, a response pulse with 
full width at half maximum (FWHM) o f 160 ps was obtained, corresponding to a 2 GHz 
bandwidth. Capacitance measurement made on a detector without a large pad on p-type 
InG aA s showed that the bandwidth was lim ited by the pad capacitance. An intrinsic 
bandw idth calculated from  the detector capacitance was -2 0  GHz. The tail in the 
photodetector pulse response may be from the holes trapped at the InP/InGaAs interface 
due to large difference in their bandgaps. This abrupt change in the bandgap can be 
eliminated by use o f a compositionally graded quaternary InxGai-xAsyP i.y instead o f InP.
3.6 Summary
Shallow p+-n junction fabrication has been accomplished with a simple process employing 
a LB film  as a diffusion source for accepters. W ith the use o f LB films, large area 
diffusion is also simplified. The use of the LB film allows the quantity o f diffusant to be 
precisely controlled through the film  deposition conditions. A new technique o f diffusion 
without a  diffusion mask is also proposed. This new source can be adapted to diffusion of 
other dopants by the use o f an appropriate buffer solution and amphiphilic m olecule of 
hydrocarbon. PIN  photodetectors w ith low dark currents have been fabricated. 
Prelim inary investigation o f JFET fabrication by Cd diffusion from LB film diffusion 
source also has been done. Further optimization o f the diffusion cap is required to reduce 
the stresses and to obtain better junction breakdown characteristics.
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CHAPTER 4
ELO and LB Film Application to O ptoelectronic Integrated  
C ircuits
4.1 Introduction
An application o f ELO GaAs to integrated circuit (IC) amplifier fabrication is described in 
this chapter. The amplifier had a DC gain of 2 and an RC time constant limited bandwidth 
o f 500 M Hz. An optoelectronic integrated circuit (OEIC) photoreceiver for 1.3-1.55 jam 
optical fiber com m unication system that uses a novel fabrication technique is also 
proposed. The proposed O EIC  uses the ELO  G aA s M ESFET and InG aA s/InP 
photodetector described in the previous two chapters.
This chapter is divided into four sections. Various approaches of realizing OEICs for 1.3- 
1.55 pm  w avelength photoreceivers are reviewed in section 4.2. The proposed OEIC 
photoreceiver with a possible fabrication sequence is described in section 4.3. Fabrication 
and characterization o f a high input impedance am plifier using ELO GaAs M ESFETs is 
also described in the section 4.3. Section 4.4 contains a summary.
4.2 Review of OEICs for 1.3-1.55 pm Wavelength Optical Communication
Long distance optical communication at 1.3-1.55 pm  wavelength is attractive because of 
low signal dispersion and loss in the silica optical fibers at these wavelengths. W hile the 
information transmission over the fibers is in lightwaves, the communication equipment at 
either end is electronic and can process only electrical signals. The need for electrical- to- 
optical and optical-to-electrical conversion has resulted in the advent of optoelectronic 
transm itters and receivers. The transmitters and receivers in current use are made by 
integrating separately fabricated and individually selected lasers, photodetectors, and 
amplifiers, com m only known as ’hybrids’. Bandwidth o f the hybrids is limited by large 
parasitic inductance and capacitance associated with wire bonds used for interconnecting 
the optical and electronic components. M onolithic integration o f optical and electronic 
components into an optoelectronic integrated circuit (OEIC) can overcome this problem. 
M ass production o f OEICs through batch processing can also bring more uniformity to 
receiver/transmitter performance characteristics and lower their cost. Therefore, the OEICs 
for 1.3-1.55 pm  wavelength optical communication are o f much current interest.64-65-66-
7 6
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6 7 - 6 8  The Ino.5 3 Gao.4 7 A s (hereafter referred to as InGaAs) has a large absorption 
coefficient in the same range. InGaAs also has high electron mobility and high saturation 
velocity, basic requirem ents for high perform ance transistors. These properties make 
InGaAs, lattice m atched to InP, a desirable material for OEICs. However, low Schottky 
barrier height and absence o f a suitable gate insulator in the InP material system has been a 
major obstacle in developing a transistor technology.
OEIC photoreceivers potentially have higher sensitivity than hybrid receivers, but due to 
inherent incompatibility o f photodetector and transistor material requirements and large gate 
leakage in InGaAs FETs, performance tradeoffs have resulted in poor OEIC receiver 
sensitivity. InP based OEIC photoreceivers described in the above mentioned references 
also have not m atched the perform ance o f  the hybrid photoreceivers m ade from 
InGaAs/InP photodetectors and GaAs am plifier circuits. A new technique o f OEIC 
fabrication proposed in the next section can overcome the problem.
4.3 P roposed  O E IC  Photoreceiver
Several high performance heterostructure FET technologies exist fo r III-V compound 
semiconductors. For the reasons mentioned earlier, an OEIC based on a single material 
system such as InGaAs/InP is very attractive but difficult to implement. In the early stage 
o f the project I proposed to fabricate an OEIC based on single m aterial system, namely, 
InGaAs/InP. As described in Chapter 3, Junction Field-Effect Transistors (JFETs) and 
PIN photodetectors were fabricated using our newly developed technique o f cadmium 
diffused shallow p-n junctions. Inherent incompatibility o f the PIN photodetector and 
JFE T  m aterial layer structure m ake OEIC processing very com plex and several 
performance tradeoffs would have to be accepted in favor of simpler fabrication procedure. 
These efforts were abandoned in favor o f Dr.W inston Chan's proposal o f realizing the 
photodetector and the am plifier in InGaAs/InP and GaAs, respectively. Since GaAs 
material and device technology is mature, fabrication of an amplifier using GaAs MESFETs 
is relatively simpler. This new technique o f OEIC photoreceiver fabrication takes 
advantage o f the device technologies for both material systems. The photoreceivers made 
using this new technique are expected to have the follow ing advantages over the 
conventional hybrid photoreceivers and OEIC photoreceivers made using heteroepitaxial 
and homoepitaxial semiconductors.
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1. Higher sensitivity compared to that typically obtained from MSM 
type photodetectors, as described in the next section.
2. Low noise resulting from extremely low dark current o f the photodetector.
3. A low dielectric constant buffer layer between the detector and MESFETs can 
be chosen independent of material growth requirements to obtain low interconnect 
capacitance.
4. Lowest reported sidegating (drain current modulation by neighboring devices) 
for less cross-talk which is a major problem in GaAs integrated circuits.
5. Possibility o f large scale OEIC production at lower cost, compared to labor 
intensive and time consuming hybrid circuit fabrication.
4.3.1 Photodetector Selection Criteria for OEIC
M any different types o f photodetectors exist: metal-semiconductor-metal (MSM), PIN, 
avalanche photodiode, photoconductors, etc. The choice of detector type is governed by 
noise, sensitivity, gain, speed and power supply requirements. Avalanche photodetectors 
can achieve higher sensitivity but the noise associated with the avalanche process can 
reduce the dynamic range o f the detector. Low step coverage and operating voltage make 
an M SM type detector highly suitable for integration with FETs. W hen fully depleted, an 
MSM type detector exhibits very low (~ fF) capacitance and can be operated at high speeds 
but its sensitivity is limited by the electrode shadow and depletion depth . 6 9  A PIN type 
detector has several advantages over APD and MSM type detectors. In the 1.3-1.5 |im  
wavelength range, an InP/InGaAs/InP double heterostructure PIN photodetector described 
in Chapter 3 can achieve extremely low dark current. W ith a proper choice of absorbing 
layer thickness and antireflection coating, its quantum efficiency can be maximized (up to ~ 
95% and higher) with some reduction in the response speed. The ability of obtaining low 
dark currents and high quantum efficiency is translated into highly sensitive, low noise 
detection o f  signal. The locally diffused PIN photodetectors are planar, which is a 
prerequisite for bonding ELO GaAs to the new host containing photodetectors.
Because of these advantages, the PIN photodetector has been chosen for the OEIC.
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4.3.2 OEIC Fabrication Process
The OEIC is fabricated in two stages. In the first stage, an InGaAs/InP PIN photodetector 
is fabricated on a semiinsulating InP substrate using the technique o f Chapter 3.
In the second stage o f the OEIC fabrication, a transimpedance or high input impedance type 
amplifier is m ade in an OM CVD grown GaAs MESFET layer structure lifted-off from its 
growth substrate and grafted onto the InP substrate containing PIN type photodetectors 
fabricated in the previous stage. This avoids heteroepitaxial growth o f  GaAs on InP and 
eliminates the need for growing a high dielectric constant sem iconductor for isolation 
between the detector and the FETs. The GaAs MESFETs with alloyed contacts and 
without recessed gates, as described in the chapter on ELO GaAs FETs, are used for high 
input impedance and transimpedance amplifiers in the grafted ELO GaAs layer. At the 
end, the detector and the amplifier are connected with a via in the buffer layer.
The choice of dielectric buffer layer is very important. It must have low dielectric constant, 
m ust be transparent for the ease o f  alignm ent o f the GaAs devices w ith the PIN 
photodetectors and must be compatible with both GaAs and InP processing. The buffer 
must be smooth, planar and hydrophilic for bonding ELO GaAs to it. The requirem ent of 
planarity is very strict for bonding ELO GaAs film to the new host A rough wafer surface 
results into poor adhesion o f the ELO GaAs. Silicon dioxide or silicon nitride can meet all 
these requirements. A t the semiconductor fabrication facility o f Bellcore, insulating layers 
of Si0 2  and Si3 N4  can be deposited using PECVD. These are suitable as masks for device 
processing but do not have adequate uniform ity in thickness over large area and their 
growth rate is very slow (2-6 nm/min). Therefore, they are not suitable as an integral part 
of the OEIC. So, a search for suitable buffer layer was started. Dr. Steven Dzioba o f Bell 
Northern Research, Ottawa, Canada, agreed to deposit thick Si0 2  using his electron 
cyclotron resonance (ECR) plasm a deposition system on the InP w afers with PIN 
photodetectors provided by me. The ECR deposited Si0 2  was found very uniform over 
large area and ELO GaAs film could be easily bonded to it. The ECR Si0 2  was also 
transparent and could be etched selectively using RIE. W et chemical etching o f the ECR 
Si0 2  is not recommended due to very high etch rate resulting in large undercut. However, 
the etch rate can be reduced by densifying the Si0 2  at high (500-700°C) tem perature. 
Because o f  the need for sending the PIN  wafers to Canada for the Si0 2  deposition, I 
decided to try an alternative technique o f forming thick buffer layer.
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Next, spin-on glass (SOG) was chosen as a buffer because it is simple to use and many 
different types o f  spin-on glasses are commercially available. An SOG is a hydrocarbon 
polym er containing Si0 2 , can be easily dissolved in organic solvents and spun-on like 
photoresist. Until recently, only very thin -1 0 0  nm coating o f  SOG could be applied to a 
sample without cracking, but recent advances in technology has made it possible to use 
several micrometer thick coating o f SOG without developing cracks. W hile looking for a 
suitable SOG form ulation, I came across an experimental SOG from  Owens-Illinois, a 
manufacturer o f synthetic polymers. With the help o f Dr. Brian Bagley and T. S. Ravi, 
members o f  technical staff o f Bellcore, I developed a process using SOG that has been 
described in Appendix. Seven hundred fifty nm thick SOG could be spun-on in a single 
coat. W ith multiple spins, up to 2.25 pm  thick glass coating can be obtained. The SOG 
coated wafer was cured in air at 130°C for 1 hour to remove solvents. Chemically bonded 
hydrocarbon polymers must be removed from the SOG to obtain Si0 2 - Complete curing of 
the SOG required high temperature (400°C) treatment for 1-2 hours. Because o f a large 
difference in the therm al expansion coefficients o f SOG and InGaAs/InP, the glass 
developed cracks after the high temperature curing. Bonding o f ELO GaAs to cracked 
SOG would have been difficult because o f nonplanar surface. So, the SOG was not cured 
at high tem perature, instead, it was treated with oxyplasm a for one hour to rem ove 
hydrocarbons from the top layer and make it hydrophilic for bonding ELO GaAs to it. The 
process worked well for a device fabrication sequence requiring three to four mask levels 
but the yield of testable OEICs was significantly affected by poor erosion resistance o f 
partially cured SOG to acetone used for dissolving photoresist.
The OEIC fabrication sequence can be oudined as follows.
Stage I: PIN photodetector fabrication
1. One hundred nm thick PECVD silicon nitride mask deposition on an InP 
wafer with OMCVD grown PIN photodetector layers.
2. Definition o f photodetector active area by photolithography and CF4  plasma 
etching o f silicon nitride.
3. Deposition o f ten monolayers o f Cd-Ar LB film using LB deposition system 
described earlier.
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4. Oxyplasma treatment o f LB film to remove hydrocarbons from it.
5. Deposition o f 150 nm thick PECVD silicon dioxide cap for semiconductor 
surface protection during high temperature diffusion.
6 . Cadmium diffusion at 600°C for 20 minutes under flowing argon on a 
graphite plate heated by quartz lamps.
7. Removal of Si0 2  cap by a buffered oxide etchant.
8 . P-type Ohmic contact to the diffused p+ region.
Stage II: ELO GaAs MESFET amplifier fabrication
A. Dielectric buffer layer formation
1. Apply two coats (0.75 |im  each) o f spin-on glass (SOG) by two sequential 
spins with one hour baking in air at 130°C after each coat.
2. Removal of hydrocarbons from the SOG surface by oxygen plasma treatment 
for one hour. This step is essential for making the SOG surface hydrophilic for 
attaching ELO GaAs film to it.
B. Amplifier fabrication in ELO GaAs
1. Lift-off a GaAs MESFET layer structure from its growth substrate and attach it 
to the wafer processed in previous step.
2. Formation o f N-type ohmic contact to FET source and drain.
3. FET mesa formation by photolithography and ion milling down to the SOG.
4. Back side n contact to the PIN photodetector by photolithography, reactive 
ion etching of SOG, wet chemical etching o f PIN layers, electron beam 
evaporation o f n-type metal and lift-off.
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5. Simultaneous annealing o f the p PIN and n FET contacts at 370°C for 20 s 
under flowing argon in a rapid thermal annealer.
6 . One micron gate definition, Schottky metal deposition and lift-off.
7. Via hole definition by photolithography.
8 . Filling the via hole by gold plating to bring the PIN back side contact pad 
on SOG surface to keep all the interconnects and pads in the same plane.
9. Interconnect definition by photolithography, electron beam evaporation o f 5 nm 
Cr/ 200 nm Au and lift-off.
The process described above is realized with a set o f ten photomasks. A cross sectional 
view of the OEIC is shown in Figure 4.1.
The above fabrication process was used for the OEIC fabrication for several times. 
W orking OEIC has not been realized because o f low yield o f testable circuits. A 
photomicrograph o f a completed OEIC with transimpedance amplifier is shown in Figure 
4.2. The yield has suffered because o f the poor erosion resistance o f the SOG to the 
solvents used for circuit processing. Another problem is the adhesion of the ELO GaAs 
film to the new host. W ith the altered fabrication sequence described in the Chapter 2, 
yield was improved significandy. However, when the ratio o f ohmic metal on GaAs to that 
on buffer was increased, the adhesion o f the FET m esa was also reduced. It did not 
reduce yield significantly for short processing sequence up to three to four mask levels but 
the OEIC yield did suffer because of twice as many process steps.
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Figure 4.2: A photomicrograph showing a completed
ELO GaAs /  InGaAs /  InP OEIC with transimpedance amplifier.
The amplifier has total 14 components. Die size: -1200 (1m x 1000 |im
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4.3.3 High Input Impedance and Transimpedance Amplifiers in ELO GaAs
High input impedance and transim pedance am plifiers in ELO GaAs on silicon were 
fabricated first to test the integrability o f the ELO FETs. This was also necessary to assess 
the intrinsic performance o f the amplifier circuits. The amplifiers were fabricated using the 
same m ask set as the one designed for the OEIC. The fabrication sequence is outlined 
below.
1. ELO of GaAs MESFET layer structure from its growth substrate and Van 
der Waals bonding to a silicon substrate with 1.3 (im thick thermally grown 
S i0 2.
2. N-type ohmic contacts to the source and drain.
3. Mesa isolation down to S i0 2  buffer by ion milling.
4. The ohmic contact annealing at 370°C for 20 s under flowing argon.
5. One micron long Ti/Au Schottky gate formation.
6 . Interconnect formation by photolithography, 5 nm Cr/ 200 nm Au 
deposition and lift-off.
Photom icrographs o f com pleted transim pedance and high input impedance am plifier 
circuits are shown in Figures 4.3 and 4.4, respectively. A schematic of the high input 
impedance amplifier is shown in Figure 4.4(a).
Figure 4.5 shows DC transfer characteristics o f a high input impedance amplifier measured 
using an HP 4145 transistor parameter analyzer. The amplifier had a DC gain o f 2. The 
am plifier was also tested up to 10 MHz. The test frequency was limited by the probe 
impedance. From the gate capacitance and input resistance measurement on the driver 
M ESFET, a 500 M Hz bandwidth was estimated for the amplifier. A discrete M ESFET 
with 1 . 2  |im  gate length on the same wafer had a unity current gain frequency f  t = 1 0  
GHz. The transimpedance amplifier was not tested because o f the unavailability of high 
frequency probe card.
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Figure 4.3: A photomicrograph showing a completed 
ELO GaAs /  Si transimpedance amplifier. The amplifier has 
total 13 components. Die size: -1200 pm x 1000 pm









Figure 4.4: (a) Schematic o f a high input impedance amplifier made using ELO 
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Figure 4.5: I/O characteristics of an ELO GaAs high input impedance amplifier on Si
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4.4 Summary
High input impedance and transim pedance OEIC photoreceiver fabrication has been 
attempted using a novel technique o f hybrid integration. W orking OEIC has not been 
realized due to very low yield o f testable circuits. H ow ever, a high input impedance 
amplifier was tested from DC to 10 MHz. The amplifier exhibited a DC gain o f 2 and an 
input RC time constant limited bandwidth of 500 MHz. This is the first ever demonstration 
o f  a small scale integrated circuit fabrication using ELO  GaAs. To summarize: the 
hypothesis o f using ELO GaAs for integrated circuit has been successfully tested. A 
hybrid integration of GaAs on InP has also been accom plished by the use o f ELO GaAs 
FETs and PIN photodetectors fabricated using Cd diffusion from LB films. This is a first 
ever conceptual demonstration o f hybrid integration o f  InP and GaAs for photoreceiver 
fabrication. This is also the first demonstration o f integrating thirteen components using 
ELO GaAs. The problem s that m ust be solved before ELO GaAs technology can be 
routinely used as an alternative to the heteroepitaxy o f GaAs on InP are: developing a better 
buffer layer and improving the adhesion o f the ELO G aA s to the buffer. The ECR Si0 2
is a potential candidate for buffer layer.
Reproduced with permission o f the copyright owner. Further reproduction prohibited w ithout permission.
CHAPTER 5
C onclusions
Conclusions from the experimental investigation of epitaxial lift-off and Langmuir-Blodgett 
thin films for optoelectronic device applications are presented in this chapter. Section one 
contains results and conclusions o f  investigation o f  ELO GaAs FETs. Section two 
contains summary o f experiments with LB film diffusion source for optoelectronic devices 
along with conclusions. Like any other investigation o f novel techniques, this one is also 
not complete by itself and some more work is required to optimize the techniques discussed 
in the earlier chapters. Suggestions for future research on ELO GaAs and diffusion from 
LB film are given at the end o f sections one and two, respectively.
5.1 Epitaxial Lift-off For Substrate Independent GaAs FETs
This is the first published systematic and comprehensive study o f epitaxial lift-off GaAs 
and AlGaAs/GaAs for high performance FETs. Substrate independence o f ELO GaAs 
M ESFETs has been dem onstrated by fabrication and electrical characterization of the 
M ESFETs on silicon and sapphire substrates. The findings o f this study can be 
summarized as following.
An ELO MESFET on silicon with 0.1 |im  gate length had ft = 34 GHz and fmax = 23 GHz, 
both limited by parasitic gate capacitance from the conducting silicon substrate. An ELO 
AlGaAs/GaAs HEM T with ~ 1 .1-1.2 |im  gate length exhibited ft = 14 GHz, and fmax = 
12.5 GHz, slightly lower than typical HEMT with this gate length.
A s shown in the Table 2.2, the ELO FETs have exhibited excellent DC as well as RF 
characteristics irrespective o f the host substrate. Thus, the ELO preserves D C and RF 
performance characteristics of the GaAs FETs.
W ith the ELO, island isolation o f devices is made possible and extrem ely low leakage 
currents between the devices are obtained. Sidegating has also been largely eliminated.
From the statistical study of Idss and gmi distributions across an ELO HEM T and on-wafer 
HEM T samples it is concluded that the ELO FETs are not significantly different from the 
on-wafer FETs.
8 9
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ELO GaAs M ESFETs have been successfully used for a high input impedance amplifier 
exhibiting a DC gain o f 2 and a RC time constant limited bandwidth o f 500 MHz. This is 
the first demonstration o f ELO GaAs for small scale integrated circuit application.
An OEIC using an InGaAs/InP PIN  photodetector and an am plifier in ELO GaAs 
MESFETs has also been attempted. A completed OEIC was not tested because of very low 
yield of testable circuits. The yield has suffered due to poor adhesion o f ELO GaAs film to 
the SOG buffer layer used on PIN photodetectors for electrical isolation o f the two.
All o f the observations listed above establishes that ELO presents a potential alternative to 
the heteroepitaxy o f  GaAs on silicon, InP, dielectrics (such as sapphire and glass) and any 
other substrate o f interest.
In spite o f the excellent DC and RF performance characteristics of the ELO FETs, several 
fundam ental issues related to the ELO GaA s processing must be resolved for fully 
exploiting the new technique. First and foremost is the adhesion o f the ELO GaAs film to 
the new host.
A s shown in the chapter two, the Van der W aals bonding is not always adequate for 
keeping the GaAs film in place. Some kind o f external reinforcement, such as tacking the 
mesas down by ohm ic metal before mesa isolation, is required. This is crucial for the 
survival o f  the ELO GaAs film to the end o f  the processing sequence which involves 
several m etallizations and etchings. As seen in chapter two, the high frequency 
performance o f the ELO FETs has suffered from  capacitive coupling to the conducting 
silicon substrate as well as higher parasitic source and drain resistances. The former can be 
eliminated by increasing thickness o f the buffer but a significant reduction o f the latter 
requires the use o f n+ cap for ohmic contacts and a gate recess etch with uniform  etching 
over large area. Dry etching of GaAs with low radiation induced dam age must be 
developed for this purpose. The non-uniformity o f gate recess etch is believed to arise 
from inhomogenious stresses o f the ELO GaAs film. The stresses in the film  may also 
have reduced the Hall mobility by 15-20% in 2-DEG at the AlGaAs/GaAs heterointerface 
by spatial variations in the bandgap that can give rise to additional scattering
For the OEIC using ELO GaAs on InP ~2 (im thick spin-on glass was used as a buffer as 
described in Chapter 4. The yield o f testable OEICs was significantly affected by poor
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erosion resistance o f  the SOG to the solvents. The SOG also developed cracks after ohmic 
contact annealing. Although the cracks are cosmetic in nature, they can also stress the ELO 
GaAs. So, a buffer layer with better physical characteristics m ust be used in the future.
5.2 LB Films for Optoelectronic Devices
A new application o f LB deposited Cd-Ar and Zn-Ar m onolayers for Cd and Zn diffusion 
has been demonstrated for the first time. Highly doped ( =  2-4 x 101 9  cm - 3  ), shallow
~0.1 -0.4 }im p+ -n junctions in InGaAs/InP have been obtained. Following advantages of 
the new diffusion source over conventional sources have also been demonstrated:
Dopant dose is accurately controlled through the total num ber o f LB film monolayers 
because each layer has a fixed density of Cd or Zn ions (2 x 10 1 4  cm '2 ).
Better control over junction depth is obtained through rapid heating and cooling o f the 
sample in the rapid thermal annealer as opposed to the conventional closed ampoule or open 
tube diffusion in furnace that requires temperature ramp up/down times comparable to the 
total diffusion time.
This new technique is a safer method o f handling potentially  toxic Cd because only 
extrem ely small amount ( ~46 mg/liter o f water) o f CdC l2  is required. M oreover, the 
buffer once made, can be stored for a few months.
The new process is used fo r diffusing Cd/Zn in a quarter o f a two inch diam eter 
InGaAs/InP wafer. The same trough can be used for a tw o inch diam eter wafer. Even 
larger diameter wafers can be used in a trough with larger surface area and depth.
The usefulness o f this new technique is demonstrated with the fabrication of JFETs and 
PIN photodetectors. In both cases, the junction breakdown voltages are lower than those 
obtained with conventional diffusion. It was conjectured in Chapter 3 that this is due to 
stresses o f the SiN mask. A new mask set is required to use the mask-less diffusion for 
improving junction breakdown characteristics.
Patterned diffusion without presence o f mask during diffusion is possible with LB film 
through lift-off. Elimination of mask for patterned diffusion can result into better junction 
breakdown characteristics.
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The impurities in diffusion sources are known to adversely affect material properties such 
as minority carrier life time. As indicated by the Auger spectra o f the oxyplasma processed 
LB film, carbon is not completely rem oved from the LB film and some residues are left on 
semiconductor surface. Apparently, the hydrocarbon residues from the LB film  do not 
seem to alter p-n junction characteristics. Long term  effects o f residual hydrocarbons on 
electrical characteristics o f the p-n junction are not known and require further study.
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APPENDIX
Standard Processes For III-V Compound Sem iconductors
Processes used frequently during the course o f this research work at the Navesink facility 
of Bellcore are described in this chapter. Contrary to what the title of this chapter may 
suggest, these are not the semiconductor industry standards but the standard fo r this 
particular research project only. During this research work, these processes have been tried 
as much as possible and exceptions are mentioned explicitly. These processes can be 
catagorized into two main groups: deposition and etching. Deposition includes dielectric 
mask deposition and contact metallization. Etching includes dry and wet chemical etching 
o f semiconductors as well as dielectrics.
A1 Deposition Of Dielectrics and Contact Metallizations
Dielectric deposition includes silicon dioxide and silicon nitride deposition using a system 
o f Plasma-Therm, Inc., model no. PD-2411. This technique is commonly referred to as 
PECVD. The substrates must be cleaned to remove surface contaminants and blow dried 
with dry nitrogen prior to insertion in the deposition chamber.
Al.1.1 PECVD of Silicon Dioxide
Typical deposition conditions were:
Gases: SiELj, N2 O, Ar
Gas flow rates: SiEU; 160 seem, N2 O ; 90 seem, Ar; 680 seem 
Reaction chamber pressure: 200 m torr 
Substrate temperature: 300°C 
RF power: 30 W 
Deposition rate: ~5-6 nm/min
9 3
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Al.1.2 PECVD of Silicon Nitride
Typical deposition conditions for PECVD of silicon nitride were:
Gases: SiH4  , NH3  , Ar
Gas flow rates: SLH4 ; 170 seem, NH 3 ; 620 seem, Ar, 970 seem
Reaction chamber pressure: 350 m torr
RF power: 30 W
Substrate temperature: 300°C
Deposition rate: ~1.5-2.5 nm/min
A 1.2 Contact Metallization
Three different types of most frequently used metal contacts and their fabrication techniques 
are described below. Semiconductor substrate is etched in 1 NH4 OH : 10 H2 O prior to
insertion into electron beam evaporator for removing native oxide from its surface. This is 
necessary for consistently reproducing ohmic contacts with low contact resistance Rc .
Al.2.1 Ohmic Contacts for n-type GaAs, InGaAs and InP
A n-type contact includes: electron beam evaporation o f 5 nm Ni/ 35 nm Ge/ 50 nm Au/ 
30 nm  Ni/ 130 nm Au and annealing at 420°C under flow ing argon in a rapid thermal 
annealer for 2 0  seconds.
A 1.2.2 Ohmic Contacts for p-type GaAs, InGaAs and InP
An ohmic contact to the p-type semiconductor is made by electron beam evaporation of 5 
nm C r/ 80 nm AuBe/ 120 nm Au and annealing at 420°C under flowing argon in a rapid 
thermal annealer for 2 0  seconds.
Al.2.3 Schottky Contact
This contact metal is used to form a Schottky barrier diode at the gate-channel interface of 
an FET. All the MESFETs and HEMTs described in this thesis had Ti/Au Schottky gates 
formed by electron beam evaporation o f 15 nm Ti and 135 nm Au.
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A2 Dry and Wet Etching of Dielectrics and Semiconductors
Three different techniques, namely, ion beam assisted etching (commonly referred to as ion 
m illing), reactive ion etching (RIE) and plasm a etching were used. Ion m illing was used 
for non selective etching o f GaAs, AlGaAs, InGaAs, and InP. Spin-on glass was etched 
using RIE. Plasm a etching was used for selective etching o f silicon nitride with 
photoresist mask. Typical parameters for all three are listed below.
A2.1.1 Ion Milling
Equipment: Veeco ion miller model 6" Microetch Ion beam milling system
Gas ambient: Ar
Gas pressure: 2 x 10*4 torr
Acceleration voltage: 500 V
Ion beam current: 0.25 mA/ cm2
Milling rate: -5 0  nm/min for most semiconductors, -20-25 nm/min for SiC>2
A2.I.2 Reactive Ion Etching
Reactive gas: C2 F 6  
Chamber pressure: 30 m torr 
Gas flow rate: 5 seem 
RF power: 100 W
Etch rate: -7 0  nm/min for SOG baked at 130°C, -2 8 -4 0  nm /m in for SOG treated in 
oxyplasma for 60 min.
A2.1.3 Plasma Etching of Silicon Nitride
A Technics planar etcher model PEII-A was used fo r selective etching o f silicon nitride 
with photoresist mask.
Reactive gas: 4% CF4 in O2  
Chamber pressure: 280 m torr 
Power: 50 W 
Etch rate: 100 nm/min
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A2.1.4 Oxygen Plasma Treatment of LB Film
This is also referred to as 'oxyplasma' treatment. A Technics planar etcher model PEII-A 
was used with O2  gas pressure o f 280 m torr and 50 W  power for removing organic part of 
the LB films. Oxyplasma treatment o f two to three minutes is sufficient for removing most 
o f the hydrocarbons from 8-14 monolayers of LB film.
A2.2 Wet Chemical Etching
Many different etchants are popular for wet chemical etching o f GaAs, InGaAs and InP but 
the ones described below were used for this work.
A2.2.1 GaAs, AIGaAs Etchant
Etchant composition by volume: 1 H 2  SO4  : 8  H 2 O2 : 500 H 2 O 
Temperature: Room temperature 
Etch rate: -100-120 nm/min
Comments: No selectivity between GaAs and AIGaAs. Does not work well in presence of 
native oxide on semiconductor surface.
A2.2.2 InGaAs and GaAs Etchant
Etchant composition by volume: 1 H3  PO4 : 1 H2  O2  : 38 H 2  O 
Temperature: Room temperature 
Etch rate: -100-120 nm/min
Comments: Etches InGaAs selectively from InP. It also etches GaAs and AIGaAs at 
almost same rate.
A2.2.3 InP Etchant
Etchant composition by volume: 1 HC1:1 0  H3 PO4  
Temperature: Room temperature 
Etch rate: 100 nm/min
Comments: Etches InP selectively from InGaAs.
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